Authors: KITTL JA HONG QZ RODDER M BREEDIJK T

Citation: Ja. Kittl et al., NOVEL SELF-ALIGNED TI SILICIDE PROCESS FOR SCALED CMOS TECHNOLOGIES WITH LOW SHEET RESISTANCE AT 0.06-MU-M GATE LENGTHS, IEEE electron device letters, 19(5), 1998, pp. 151-153

Authors: CHATTERJEE A RODDER M CHEN IC

Citation: A. Chatterjee et al., A TRANSISTOR PERFORMANCE FIGURE-OF-MERIT INCLUDING THE EFFECT OF GATERESISTANCE AND ITS APPLICATION TO SCALING TO SUB-0.25-MU-M CMOS LOGICTECHNOLOGIES, I.E.E.E. transactions on electron devices, 45(6), 1998, pp. 1246-1252

Authors: SULTAN A BANERJEE S LIST S RODDER M

Citation: A. Sultan et al., ROLE OF SILICON SURFACE IN THE REMOVAL OF POINT-DEFECTS IN ULTRASHALLOW JUNCTIONS, Applied physics letters, 69(15), 1996, pp. 2228-2230

Authors: ALI I RODDER M ROY SR SHINN G RAJA MI

Citation: I. Ali et al., PHYSICAL CHARACTERIZATION OF CHEMICAL-MECHANICAL PLANARIZED SURFACE FOR TRENCH ISOLATION, Journal of the Electrochemical Society, 142(9), 1995, pp. 3088-3092

Authors: CHEN IC RODDER M WANN HJ SPRATT D

Citation: Ic. Chen et al., PERFORMANCE AND RELIABILITY ENHANCEMENT FOR CVD TUNGSTEN POLYCIDED CMOS TRANSISTORS DUE TO FLUORINE INCORPORATION IN THE GATE OXIDE, IEEE electron device letters, 15(9), 1994, pp. 351-353