Authors: Gupta, B Parviainen, JA Schaumont, P Tanurhan, Y Roy, K

Citation: B. Gupta et al., Adding reconfigurable logic to SOC designs, IEEE DES T, 18(4), 2001, pp. 65-71

Authors: Sanguinetti, J Schaumont, P Bhatt, R Liao, S Lennard, CK De Micheli, G Gajski, DD

Citation: J. Sanguinetti et al., System-on-chip specification and modeling using C++: Challenges and opportunities, IEEE DES T, 18(3), 2001, pp. 115-123

Authors: Rynders, L Schaumont, P Vernalde, S Bolsens, I

Citation: L. Rynders et al., High level analysis of clock regions in a C++ system description, IEICE T FUN, E83A(12), 2000, pp. 2631-2632

Authors: Pasko, R Schaumont, P Derudder, V Vernalde, S Durackova, D

Citation: R. Pasko et al., A new algorithm for elimination of common subexpressions, IEEE COMP A, 18(1), 1999, pp. 58-68