Authors:
Cubaynes, FN
Stolk, PA
Verhoeven, J
Roozeboom, F
Woerlee, PH
Citation: Fn. Cubaynes et al., The influence of polysilicon gate morphology on dopant activation and deactivation kinetics in deep-submicron CMOS transistors, MAT SC S PR, 4(4), 2001, pp. 351-356
Authors:
Mannino, G
Stolk, PA
Cowern, NEB
de Boer, WB
Dirks, AG
Roozeboom, F
van Berkum, JGM
Woerlee, PH
Toan, NN
Citation: G. Mannino et al., Effect of heating ramp rates on transient enhanced diffusion in ion-implanted silicon, APPL PHYS L, 78(7), 2001, pp. 889-891
Authors:
Ponomarev, YV
Stolk, PA
Dachs, CJJ
Montree, AH
Citation: Yv. Ponomarev et al., A 0.13 mu m poly-SiGe gate CMOS technology for low-voltage mixed-signal applications, IEEE DEVICE, 47(7), 2000, pp. 1507-1513
Authors:
Ponomarev, YV
Stolk, PA
Salm, C
Schmitz, J
Woerlee, PH
Citation: Yv. Ponomarev et al., High-performance deep submicron CMOS technologies with polycrystalline-SiGe gates, IEEE DEVICE, 47(4), 2000, pp. 848-855