Authors: Sanchez, M Lopez, J Plata, O Trenas, MA Zapata, EL

Citation: M. Sanchez et al., An efficient architecture for the in-place fast cosine transform, J VLSI S P, 21(2), 1999, pp. 91-102