Authors: Restle, PJ McNamara, TG Webber, DA Camporese, PJ Eng, KF Jenkins, KA Allen, DH Rohn, MJ Quaranta, MP Boerstler, DW Alpert, CJ Carter, CA Bailey, RN Petrovick, JG Krauter, BL McCredie, BD

Citation: Pj. Restle et al., A clock distribution network for microprocessors, IEEE J SOLI, 36(5), 2001, pp. 792-799

Authors: Deutsch, A Smith, HH Surovic, CW Kopcsay, GV Webber, DA Coteus, PW Katopis, GA Becker, WD Dansky, AH Sai-Halasz, GA Restle, PJ

Citation: A. Deutsch et al., Frequency-dependent crosstalk simulation for on-chip interconnections, IEEE T AD P, 22(3), 1999, pp. 292-308

Authors: Averill, RM Barkley, KG Bowen, MA Camporese, PJ Dansky, AH Hatch, RF Hoffman, DE Mayo, MD McCabe, SA McNamara, TG McPherson, TJ Northrop, GA Sigal, L Smith, HH Webber, DA Williams, PM

Citation: Rm. Averill et al., Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors, IBM J RES, 43(5-6), 1999, pp. 681-706