Citation: Hm. Seo et al., A 3 V low power 156/622/1244 Mbps CMOS parallel clock and data recovery circuit for optical communications, IEICE T FUN, E83A(8), 2000, pp. 1720-1727
Citation: Sw. Jung et al., Design and implementation of a fourth-order quadrature band-pass delta-sigma modulator for low-IF receivers, IEICE T FUN, E83A(12), 2000, pp. 2649-2656