Authors: Hsu, CT Lau, MM Yeow, YT

Citation: Ct. Hsu et al., Analysis of the gate capacitance measurement technique and its applicationfor the evaluation of hot-carrier degradation in submicrometer MOSFETs, MICROEL REL, 41(2), 2001, pp. 201-209

Authors: Lau, MM Chiang, CYT Yeow, YT Yao, ZQ

Citation: Mm. Lau et al., A new method of threshold voltage extraction via MOSFET gate-to-substrate capacitance measurement, IEEE DEVICE, 48(8), 2001, pp. 1742-1744

Authors: Chiang, CYT Yeow, YT Ghodsi, R

Citation: Cyt. Chiang et al., Inverse modeling of two-dimensional MOSFET dopant profile via capacitance of the source/drain gated diode, IEEE DEVICE, 47(7), 2000, pp. 1385-1392

Authors: Yeow, YT Ling, CH

Citation: Yt. Yeow et Ch. Ling, Teaching semiconductor device physics with two-dimensional numerical solver, IEEE EDUCAT, 42(1), 1999, pp. 50-58