Authors: Paasschens, JCJ Kloosterman, WJ Havens, RJ de Graaff, HC

Citation: Jcj. Paasschens et al., Improved compact modeling of output conductance and cutoff frequency of bipolar transistors, IEEE J SOLI, 36(9), 2001, pp. 1390-1398

Authors: de Vreede, LCN de Graaff, HC Willemen, JA van Noort, W Jos, R Larson, LE Slotboom, JW Tauritz, JL

Citation: Lcn. De Vreede et al., Bipolar transistor epilayer design using the MAIDS mixed-level simulator, IEEE J SOLI, 34(9), 1999, pp. 1331-1338