EVALUATION OF THE HOT-CARRIER-INDUCED OFFSET VOLTAGE OF DIFFERENTIAL PAIRS IN ANALOG CMOS CIRCUITS

Using a specifically developed measurement set-up and a test structure typical for analogue applications, high precision measurements of the stress-induced offset voltage degradation of differential pairs are p resented. Extrapolation to operating conditions yields valuable inform ation for analogue design in the sub-micron CMOS regime.