CMP processes are used to planarize layers; however, variations in ILD
thickness due to various layout factors can affect the modelling of i
nterconnect parameters. In this paper an overview of 'Statistical Metr
ology' for CMP processes is presented. Using statistical metrology for
CMP the process or interconnect design rules can be optimized for min
imal variations.