This paper reviews the basic building blocks that are used for CMOS ES
D protection structures, circuit and layout effects are considered. Th
e performance of several structures is characterized in order to demon
strate the different effects. Guide-lines and recommendations for prop
er protection structure implementation are given. (C) 1997 Elsevier Sc
ience Ltd.