An analytical d.c. model for quick estimation of the electrical perfor
mance of merged bipolar-MOS structures used in BiCMOS applications is
presented in this paper. This model leads to an intuitive understandin
g of the merged structure's behavior. 0.8 mu m BiCMOS experimental str
uctures were used to verify the validity and accuracy of the model.