A design for testability technique and an associated test algorithm ar
e presented for CMOS combinational circuits. It will be shown that stu
ck-open faults, stuck-on faults, bridging faults and delay faults can
all be detected in CMOS combinational circuits using such test procedu
re.