Login
|
New Account
ITA
ENG
Automatic VHDL restructuring for RTL synthesis optimization and testability improvement
Authors
Corvino, D
Epicoco, I
Ferrandi, F
Fummi, F
Sciuto, D
Citation
D. Corvino et al., Automatic VHDL restructuring for RTL synthesis optimization and testability improvement, ELECTRONIC CHIPS & SYSTEMS DESIGN LANGUAGES, 2001, pp. 227-238
Categorie Soggetti
Current Book Contents
Journal title
ELECTRONIC CHIPS & SYSTEMS DESIGN LANGUAGES
→
ACNP
Year of publication
2001
Pages
227 - 238
Database
ISI
SICI code