Citation: Kw. Shin et al., A 200-MHZ COMPLEX NUMBER MULTIPLIER USING REDUNDANT BINARY ARITHMETIC, IEEE journal of solid-state circuits, 33(6), 1998, pp. 904-909
Citation: Th. Shu et al., A 13-B 10-MSAMPLE S ADC DIGITALLY CALIBRATED WITH OVERSAMPLING DELTA-SIGMA CONVERTER/, IEICE transactions on electronics, E78C(6), 1995, pp. 691-700
Citation: Th. Shu et al., A 13-B 10-MSAMPLE S ADC DIGITALLY CALIBRATED WITH OVERSAMPLING DELTA-SIGMA CONVERTER/, IEEE journal of solid-state circuits, 30(4), 1995, pp. 443-452