Authors: BOLCHINI C SALICE F SCIUTO D

Citation: C. Bolchini et al., FAULT ANALYSIS FOR NETWORKS WITH CONCURRENT ERROR-DETECTION, IEEE design & test of computers, 15(4), 1998, pp. 66-74

Authors: BOLCHINI C BARESI L

Citation: C. Bolchini et L. Baresi, SOFTWARE METHODOLOGIES IN VHDL CODE ANALYSIS, Journal of systems architecture, 44(1), 1997, pp. 3-21

Authors: BOLCHINI C BUONANNO G FERRANDI F SCIUTO D BOMBANA M CAVALLORO P

Citation: C. Bolchini et al., A WAFER LEVEL TESTABILITY APPROACH BASED ON AN IMPROVED SCAN INSERTION TECHNIQUE, IEEE transactions on components, packaging, and manufacturing technology. Part B, Advanced packaging, 18(3), 1995, pp. 438-447