Authors: Chatzigeorgiou, A Nikolaidis, S Tsoukalas, I

Citation: A. Chatzigeorgiou et al., Modeling CMOS gates driving RC interconnect loads, IEEE CIR-II, 48(4), 2001, pp. 413-418

Authors: Chatzigeorgiou, A Nikolaidis, S

Citation: A. Chatzigeorgiou et S. Nikolaidis, Modelling the operation of pass transistor and CPL gates, INT J ELECT, 88(9), 2001, pp. 977-1000

Authors: Chatzigeorgiou, A Nikolaidis, S

Citation: A. Chatzigeorgiou et S. Nikolaidis, Single transistor primitive for timing and power modelling of CMOS gates, INT J ELECT, 87(10), 2000, pp. 1227-1238

Authors: Nikolaidis, S Chatzigeorgiou, A

Citation: S. Nikolaidis et A. Chatzigeorgiou, Modeling the transistor chain operation in CMOS gates for short channel devices, IEEE CIRC-I, 46(10), 1999, pp. 1191-1202

Authors: Chatzigeorgiou, A Nikolaidis, S Tsoukalas, I

Citation: A. Chatzigeorgiou et al., A modeling technique for CMOS gates, IEEE COMP A, 18(5), 1999, pp. 557-575

Authors: Nikolaidis, S Chatzigeorgiou, A

Citation: S. Nikolaidis et A. Chatzigeorgiou, Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates, INT J CIRCU, 27(4), 1999, pp. 375-392