AAAAAA

   
Results: 1-17 |
Results: 17

Authors: Keim, M Drechsler, N Drechsler, R Becker, B
Citation: M. Keim et al., Combining GAs and symbolic methods for high quality tests of sequential circuits, J ELEC TEST, 17(1), 2001, pp. 37-51

Authors: Drechsler, R Gunther, W Somenzi, F
Citation: R. Drechsler et al., Using lower bounds during dynamic BDD minimization, IEEE COMP A, 20(1), 2001, pp. 51-57

Authors: Jankovic, D Stankovic, RS Drechsler, R
Citation: D. Jankovic et al., Decision diagram method for calculation of pruned Walsh transform, IEEE COMPUT, 50(2), 2001, pp. 147-157

Authors: Gunther, W Drechsler, R
Citation: W. Gunther et R. Drechsler, ACTion: Combining logic synthesis and technology mapping for MUX-based FPGAs, J SYST ARCH, 46(14), 2000, pp. 1321-1334

Authors: Drechsler, R Becker, B Drechsler, N
Citation: R. Drechsler et al., Genetic algorithm for minimisation of fixed polarity Reed-Muller expressions, IEE P-COM D, 147(5), 2000, pp. 349-353

Authors: Drechsler, R Drechsler, N Gunther, W
Citation: R. Drechsler et al., Fast exact minimization of BDD's, IEEE COMP A, 19(3), 2000, pp. 384-389

Authors: Zuzek, A Drechsler, R Thornton, MA
Citation: A. Zuzek et al., Boolean function representation and spectral characterization using AND/ORgraphs, INTEGRATION, 29(2), 2000, pp. 101-116

Authors: Gunther, W Drechsler, R
Citation: W. Gunther et R. Drechsler, On the computational power of linearly transformed BDDs, INF PROCESS, 75(3), 2000, pp. 119-125

Authors: Drechsler, R Becker, B
Citation: R. Drechsler et B. Becker, EXOR transform of inputs to design efficient two-level AND/EXOR adders, ELECTR LETT, 36(3), 2000, pp. 201-202

Authors: Drechsler, R Drechsler, N
Citation: R. Drechsler et N. Drechsler, VLSI CAD and the integration of evolutionary techniques, INT SER COM, 2000, pp. 275

Authors: Lee, G Drechsler, R Perkowski, MA
Citation: G. Lee et al., ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions, IEE P-COM D, 146(6), 1999, pp. 302-308

Authors: Drechsler, R Hengster, H Schafer, H Hartmann, J Becker, B
Citation: R. Drechsler et al., Testability of 2-level AND/EXOR circuits, J ELEC TEST, 14(3), 1999, pp. 219-225

Authors: Scholl, C Moller, D Molitor, P Drechsler, R
Citation: C. Scholl et al., BDD minimization using symmetries, IEEE COMP A, 18(2), 1999, pp. 81-100

Authors: Drechsler, R Becker, B Drechsler, N
Citation: R. Drechsler et al., OKFDD minimization by genetic algorithms with application to circuit design, INTEGRATION, 28(2), 1999, pp. 121-139

Authors: Drechsler, R
Citation: R. Drechsler, Pseudo-Kronecker expressions for symmetric functions, IEEE COMPUT, 48(9), 1999, pp. 987-990

Authors: Drechsler, R Drechsler, N Becker, B Esbensen, H
Citation: R. Drechsler et al., Evolutionary algorithms in computer-aided design of Integrated Circuits, WSS ROB I S, 18, 1999, pp. 327-351

Authors: Drechsler, R Becker, B Jahnke, A
Citation: R. Drechsler et al., On variable ordering and decomposition type choice in OKFDDs, IEEE COMPUT, 47(12), 1998, pp. 1398-1403
Risultati: 1-17 |