Citation: N. Itazaki et al., A FAULT SIMULATION METHOD FOR CROSSTALK FAULTS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS, IEICE transactions on information and systems, E80D(1), 1997, pp. 38-43
Citation: N. Itazaki et al., TEST PATTERN GENERATION FOR CROSSTALK FAULTS CONSIDERING THE GATE DELAY, Systems and computers in Japan, 26(7), 1995, pp. 24-33
Citation: A. Rubio et al., AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS, IEEE transactions on computer-aided design of integrated circuits and systems, 13(3), 1994, pp. 387-395