Citation: Z. Luo et al., An edge-endpoint-based configurable hardware architecture for VLSI layout Design Rule Checking, VLSI DESIGN, 10(3), 2000, pp. 249-263
Citation: D. Brooks et M. Martonosi, Value-based clock gating and operation packing: Dynamic strategies for improving processor power and performance, ACM T COMP, 18(2), 2000, pp. 89-126
Citation: Z. Luo et M. Martonosi, Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, IEEE COMPUT, 49(3), 2000, pp. 208-218
Authors:
Skadron, K
Ahuja, PS
Martonosi, M
Clark, DW
Citation: K. Skadron et al., Branch prediction, instruction-window size, and cache size: Performance trade-offs and simulation techniques, IEEE COMPUT, 48(11), 1999, pp. 1260-1281