Citation: A. Orailoglu, ONLINE FAULT RESILIENCE THROUGH GRACEFULLY DEGRADABLE ASICS, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 12(1-2), 1998, pp. 145-151
Citation: Ig. Harris et A. Orailoglu, MODULE SELECTION IN MICROARCHITECTURAL SYNTHESIS FOR MULTIPLE CRITICAL CONSTRAINT SATISFACTION, VLSI design, 5(2), 1997, pp. 167-182
Citation: A. Orailoglu et Ig. Harris, MICROARCHITECTURAL SYNTHESIS FOR RAPID BIST TESTING, IEEE transactions on computer-aided design of integrated circuits and systems, 16(6), 1997, pp. 573-586
Citation: R. Karri et A. Orailoglu, TIME-CONSTRAINED SCHEDULING DURING HIGH-LEVEL SYNTHESIS OF FAULT-SECURE VLSI DIGITAL SIGNAL PROCESSORS, IEEE transactions on reliability, 45(3), 1996, pp. 404-412