Authors: HSIAO MS RUDNICK EM PATEL JH

Citation: Ms. Hsiao et al., APPLICATION OF GENETICALLY-ENGINEERED FINITE-STATE-MACHINE SEQUENCES TO SEQUENTIAL-CIRCUIT ATPG, IEEE transactions on computer-aided design of integrated circuits and systems, 17(3), 1998, pp. 239-254

Authors: RUDNICK EM PATEL JH GREENSTEIN GS NIERMANN TM

Citation: Em. Rudnick et al., A GENETIC ALGORITHM FRAMEWORK FOR TEST-GENERATION, IEEE transactions on computer-aided design of integrated circuits and systems, 16(9), 1997, pp. 1034-1044

Authors: CHA HS RUDNICK EM PATEL JH IYER RK CHOI GS

Citation: Hs. Cha et al., A GATE-LEVEL SIMULATION ENVIRONMENT FOR ALPHA-PARTICLE-INDUCED TRANSIENT FAULTS, I.E.E.E. transactions on computers, 45(11), 1996, pp. 1248-1256

Authors: RUDNICK EM CHICKERMANE V BANERJEE P PATEL JH

Citation: Em. Rudnick et al., SEQUENTIAL-CIRCUIT TESTABILITY ENHANCEMENT USING A NONSCAN APPROACH, IEEE transactions on very large scale integration (VLSI) systems, 3(2), 1995, pp. 333-338

Authors: RUDNICK EM CHICKERMANE V PATEL JH

Citation: Em. Rudnick et al., AN OBSERVABILITY ENHANCEMENT APPROACH FOR IMPROVED TESTABILITY AND AT-SPEED TEST, IEEE transactions on computer-aided design of integrated circuits and systems, 13(8), 1994, pp. 1051-1056