Citation: Jd. Cho et M. Sarrafzadeh, 4-BEND TOP-DOWN GLOBAL ROUTING, IEEE transactions on computer-aided design of integrated circuits and systems, 17(9), 1998, pp. 793-802
Citation: Ab. Kahng et M. Sarrafzadeh, SPECIAL ISSUE ON PHYSICAL DESIGN, IEEE transactions on computer-aided design of integrated circuits and systems, 17(1), 1998, pp. 1-2
Citation: Jd. Cho et al., FAST APPROXIMATION ALGORITHMS ON MAXCUT, K-COLORING, AND K-COLOR ORDERING FOR VLSI APPLICATIONS, I.E.E.E. transactions on computers, 47(11), 1998, pp. 1253-1266
Citation: Ge. Tellez et M. Sarrafzadeh, MINIMAL BUFFER INSERTION IN CLOCK TREES WITH SKEW AND SLEW RATE CONSTRAINTS, IEEE transactions on computer-aided design of integrated circuits and systems, 16(4), 1997, pp. 333-342
Citation: M. Sarrafzadeh et al., DELAY BUDGETING ALGORITHM ENSURING MAXIMUM FLEXIBILITY IN PLACEMENT, IEEE transactions on computer-aided design of integrated circuits and systems, 16(11), 1997, pp. 1332-1341
Citation: Ds. Chen et al., STATE ENCODING OF FINITE-STATE MACHINES FOR LOW-POWER DESIGN, Journal of circuits, systems, and computers, 6(6), 1996, pp. 649-661
Citation: Jd. Cho et M. Sarrafzadeh, A BUFFER DISTRIBUTION ALGORITHM FOR HIGH-PERFORMANCE CLOCK NET OPTIMIZATION, IEEE transactions on very large scale integration (VLSI) systems, 3(1), 1995, pp. 84-98
Citation: M. Mareksadowska et M. Sarrafzadeh, THE CROSSING DISTRIBUTION PROBLEM, IEEE transactions on computer-aided design of integrated circuits and systems, 14(4), 1995, pp. 423-433
Citation: Jd. Cho et al., M(2)R - MULTILAYER ROUTING ALGORITHM FOR HIGH-PERFORMANCE MCMS, IEEE transactions on circuits and systems. 1, Fundamental theory andapplications, 41(4), 1994, pp. 253-265
Citation: Kf. Liao et M. Sarrafzadeh, BOUNDARY SINGLE-LAYER ROUTING WITH MOVABLE TERMINALS, IEEE transactions on computer-aided design of integrated circuits and systems, 13(5), 1994, pp. 638-638
Citation: C. Chiang et al., A WEIGHTED STEINER TREE-BASED GLOBAL ROUTER WITH SIMULTANEOUS LENGTH AND DENSITY MINIMIZATION, IEEE transactions on computer-aided design of integrated circuits and systems, 13(12), 1994, pp. 1461-1469
Citation: Ah. Farrahi et M. Sarrafzadeh, COMPLEXITY OF THE LOOKUP-TABLE MINIMIZATION PROBLEM FOR FPGA TECHNOLOGY MAPPING, IEEE transactions on computer-aided design of integrated circuits and systems, 13(11), 1994, pp. 1319-1332
Citation: M. Sarrafzadeh et al., SINGLE-LAYER GLOBAL ROUTING, IEEE transactions on computer-aided design of integrated circuits and systems, 13(1), 1994, pp. 38-47
Citation: Nd. Holmes et al., UTILIZATION OF VACANT TERMINALS FOR IMPROVED OVER-THE-CELL CHANNEL ROUTING, IEEE transactions on computer-aided design of integrated circuits and systems, 12(6), 1993, pp. 780-792
Citation: Gkh. Yeap et M. Sarrafzadeh, A UNIFIED APPROACH TO FLOORPLAN SIZING AND ENUMERATION, IEEE transactions on computer-aided design of integrated circuits and systems, 12(12), 1993, pp. 1858-1867