Citation: Ko. Boateng et al., Diagnosing delay faults in combinational circuits under the ambiguous delay model, IEICE T INF, E82D(12), 1999, pp. 1563-1571
Citation: H. Takahashi et al., A method of generating tests with linearity property for gate delay faultsin combinational circuits, IEICE T INF, E82D(11), 1999, pp. 1466-1473