Citation: Gh. Park et al., METHODS TO IMPROVE PERFORMANCE OF INSTRUCTION PREFETCHING THROUGH BALANCED IMPROVEMENT OF 2 PRIMARY PERFORMANCE-FACTORS, Journal of systems architecture, 44(9-10), 1998, pp. 755-772
Citation: Jm. Kim et al., AN ADAPTIVE PARALLEL COMPUTER VISION SYSTEM, International journal of pattern recognition and artificial intelligence, 12(3), 1998, pp. 311-334
Citation: Y. Kim et al., DESIGN AND PERFORMANCE ANALYSIS OF THE PRACTICAL FAT TREE NETWORK USING A BUTTERFLY NETWORK, Journal of systems architecture, 43(1-5), 1997, pp. 355-364
Citation: Gh. Park et al., NON-REFERENCED PREFETCH (NRP) CACHE FOR INSTRUCTION PREFETCHING, IEE proceedings. Computers and digital techniques, 143(1), 1996, pp. 37-43
Citation: Wc. Park et al., FLOATING-POINT ADDER SUBTRACTOR PERFORMING IEEE ROUNDING AND ADDITION/SUBTRACTION IN PARALLEL/, IEICE transactions on information and systems, E79D(4), 1996, pp. 297-305