Citation: Zn. Liang et al., A CONCEPT TO RELATE WIRE BONDING PARAMETERS TO BONDABILITY AND BALL BOND RELIABILITY, Microelectronics and reliability, 38(6-8), 1998, pp. 1287-1291
Authors:
VERHAEGE K
RUSS C
LUCHIES JM
GROESENEKEN G
KUPER FG
Citation: K. Verhaege et al., GROUNDED-GATE NMOS TRANSISTOR BEHAVIOR UNDER CDM ESD STRESS CONDITIONS, I.E.E.E. transactions on electron devices, 44(11), 1997, pp. 1972-1980
Citation: Ja. Vanderpol et al., RELATION BETWEEN YIELD AND RELIABILITY OF INTEGRATED-CIRCUITS AND APPLICATION TO FAILURE RATE ASSESSMENT AND REDUCTION IN THE ONE DIGIT FITAND PPM RELIABILITY ERA, Microelectronics and reliability, 36(11-12), 1996, pp. 1603-1610
Authors:
MENEGHESSO G
LUCHIES JRM
KUPER FG
MOUTHAAN AJ
Citation: G. Meneghesso et al., TURN-ON SPEED OF GROUNDED GATE NMOS ESD PROTECTION TRANSISTORS, Microelectronics and reliability, 36(11-12), 1996, pp. 1735-1738