Citation: Na. Touba et Ej. Mccluskey, LOGIC SYNTHESIS OF MULTILEVEL CIRCUITS WITH CONCURRENT ERROR-DETECTION, IEEE transactions on computer-aided design of integrated circuits and systems, 16(7), 1997, pp. 783-789
Citation: Nr. Saxena et Ej. Mccluskey, PARALLEL SIGNATURE ANALYSIS DESIGN WITH BOUNDS ON ALIASING, I.E.E.E. transactions on computers, 46(4), 1997, pp. 425-438
Citation: K. Furuya et al., DESIGN OF AUTONOMOUS TPG CIRCUITS FOR USE IN 2-PATTERN TESTING, IEICE transactions on information and systems, E78D(7), 1995, pp. 882-888
Citation: Sc. Ma et Ej. Mccluskey, OPEN FAULTS IN BICMOS GATES, IEEE transactions on computer-aided design of integrated circuits and systems, 14(5), 1995, pp. 567-575
Citation: K. Furuya et Ej. Mccluskey, 2-PATTERN TEST CAPABILITIES OF AUTONOMOUS TGP CIRCUITS, IEICE transactions on information and systems, E76D(7), 1993, pp. 800-808