Authors: Modelli, A Manstretta, A Torelli, G

Citation: A. Modelli et al., Basic feasibility constraints for multilevel CHE-programmed flash memories, IEEE DEVICE, 48(9), 2001, pp. 2032-2042

Authors: Liberali, V Manstretta, A Torelli, G

Citation: V. Liberali et al., Dynamic characterisation of A/D converters using fast Walsh transform, MICROELEC J, 31(2), 2000, pp. 83-90

Authors: Campardo, G Micheloni, R Commodaro, S Yero, E Zammattio, M Mognoni, S Sacco, A Picca, M Manstretta, A Scotti, M Motta, I Golla, C Pierin, A Bez, R Grossi, A Modelli, A Visconti, A Khouri, O Torelli, G

Citation: G. Campardo et al., 40-mm(2) 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory, IEEE J SOLI, 35(11), 2000, pp. 1655-1667

Authors: Torelli, G Manstretta, A Gastaldi, R Rolandi, P

Citation: G. Torelli et al., Mixed serial-parallel sensing scheme for a 64-Mbit 4-bit/cell factory-programmed OTP-ROM, MICROELEC J, 30(9), 1999, pp. 875-886

Authors: Torelli, G Calligaro, C Manstretta, A Pierin, A Rolandi, P

Citation: G. Torelli et al., Charge-and-split sense amplifier for multilevel nonvolatile memories, ELECTR LETT, 35(10), 1999, pp. 796-798

Authors: Ricco, B Torelli, G Lanzoni, M Manstretta, A Maes, HE Montanari, D Modelli, A

Citation: B. Ricco et al., Nonvolatile multilevel memories for digital applications, P IEEE, 86(12), 1998, pp. 2399-2421