Authors: Masselos, K Merakos, P Stouraitis, T Goutis, CE

Citation: K. Masselos et al., Low power architectures for digital signal processing, J SYST ARCH, 46(7), 2000, pp. 551-571

Authors: Theoharis, S Theodoridis, G Merakos, P Goutis, C

Citation: S. Theoharis et al., Accurate data path models for fast RT-level power estimation, IEE P-COM D, 147(4), 2000, pp. 209-214

Authors: Masselos, K Merakos, P Stouraitis, T Goutis, CE

Citation: K. Masselos et al., Computation reordering: A novel transformation for low power DSP synthesis, VLSI DESIGN, 10(2), 1999, pp. 177-202

Authors: Masselos, K Merakos, P Stouraitis, T Goutis, CE

Citation: K. Masselos et al., Novel techniques for bus power consumption reduction in realizations of sum-of-product computation, IEEE VLSI, 7(4), 1999, pp. 492-497

Authors: Masselos, K Merakos, P Stouraitis, T Goutis, CE

Citation: K. Masselos et al., Novel vector quantization based algorithms for low-power image coding and decoding, IEEE CIR-II, 46(2), 1999, pp. 193-198