Authors: YOSHIDA Y SONG BY OKUHATA H ONOYE T SHIRAKAWA I

Citation: Y. Yoshida et al., A LOW-POWER-CONSUMPTION ARCHITECTURE FOR EMBEDDED PROCESSORS, Electronics and communications in Japan. Part 3, Fundamental electronic science, 81(10), 1998, pp. 83-90

Authors: OKUHATA H MIKI MH ONOYE T SHIRAKAWA I

Citation: H. Okuhata et al., A LOW-POWER DSP CORE ARCHITECTURE FOR LOW BITRATE SPEECH CODEC, IEICE transactions on fundamentals of electronics, communications and computer science, E81A(8), 1998, pp. 1616-1621

Authors: OKUHATA H UNO H KUMATANI K SHIRAKAWA I CHIBA T

Citation: H. Okuhata et al., A LOW-POWER RECEIVER ARCHITECTURE FOR 4 MBPS INFRARED WIRELESS COMMUNICATION, Journal of circuits, systems, and computers, 7(5), 1997, pp. 483-494