Authors:
KNEIP J
BEREKOVIC M
WITTENBURG JP
HINRICHS W
PIRSCH P
Citation: J. Kneip et al., AN ALGORITHM ADAPTED AUTONOMOUS CONTROLLING CONCEPT FOR A PARALLEL SINGLE-CHIP DIGITAL SIGNAL PROCESSOR, Journal of VLSI signal processing systems for signal, image, and video technology, 16(1), 1997, pp. 31-40
Citation: B. Ackland et al., SPECIAL ISSUE ON VLSI FOR VIDEO SIGNAL-PROCESSING, IEEE transactions on circuits and systems for video technology, 5(5), 1995, pp. 377-379
Authors:
SCHONFELD M
FRANZEN J
SCHWIEGERSHAUSEN M
PIRSCH P
VEHLIES U
MUNZNER A
Citation: M. Schonfeld et al., THE LISA DESIGN ENVIRONMENT FOR THE SYNTHESIS OF ARRAY PROCESSORS INCLUDING MEMORIES FOR THE DATA TRANSFER AND FAULT-TOLERANCE BY RECONFIGURATION AND CODING TECHNIQUES, Journal of VLSI signal processing, 11(1-2), 1995, pp. 51-74
Citation: J. Kneip et al., ARCHITECTURE AND C-PROGRAMMING ENVIRONMENT OF A HIGHLY PARALLEL IMAGESIGNAL PROCESSOR(+), Microprocessing and microprogramming, 41(5-6), 1995, pp. 391-408
Citation: M. Winzker et al., VLSI CHIP SET FOR 2D HDTV SUBBAND FILTERING WITH ON-CHIP LINE MEMORIES, IEEE journal of solid-state circuits, 28(12), 1993, pp. 1354-1361