Citation: D. Dassharma et Dk. Pradhan, JOB SCHEDULING IN MESH MULTICOMPUTERS, IEEE transactions on parallel and distributed systems, 9(1), 1998, pp. 57-70
Citation: M. Chatterjee et al., LOT - LOGIC OPTIMIZATION WITH TESTABILITY - NEW TRANSFORMATIONS FOR LOGIC SYNTHESIS, IEEE transactions on computer-aided design of integrated circuits and systems, 17(5), 1998, pp. 386-399
Authors:
CHAKRADHAR ST
BANERJEE S
ROY RK
PRADHAN DK
Citation: St. Chakradhar et al., SYNTHESIS OF INITIALIZABLE ASYNCHRONOUS CIRCUITS, IEEE transactions on very large scale integration (VLSI) systems, 4(2), 1996, pp. 254-263
Citation: D. Dassharma et Dk. Pradhan, SUBMESH ALLOCATION IN MESH MULTICOMPUTERS USING BUSY-LIST - A BEST-FIT APPROACH WITH COMPLETE RECOGNITION CAPABILITY, Journal of parallel and distributed computing, 36(2), 1996, pp. 106-118
Citation: W. Kunz et al., A NOVEL FRAMEWORK FOR LOGIC VERIFICATION IN A SYNTHESIS ENVIRONMENT, IEEE transactions on computer-aided design of integrated circuits and systems, 15(1), 1996, pp. 20-32
Citation: Dk. Pradhan et al., EFFECT OF ORGANIZED SURFACTANT SYSTEM ON THE KINETICS OF ACID-CATALYZED HYDROLYSIS OF ETHYL-ACETATE, Journal of the Indian Chemical Society, 73(4-5), 1996, pp. 203-206
Citation: Ns. Bowen et Dk. Pradhan, THE EFFECT OF PROGRAM BEHAVIOR ON FAULT OBSERVABILITY, I.E.E.E. transactions on computers, 45(8), 1996, pp. 868-880
Citation: Sk. Gupta et Dk. Pradhan, UTILIZATION OF ONLINE (CONCURRENT) CHECKERS DURING BUILT-IN SELF-TESTAND VICE-VERSA, I.E.E.E. transactions on computers, 45(1), 1996, pp. 63-73
Citation: D. Dassharma et Dk. Pradhan, PROCESSOR ALLOCATION IN HYPERCUBE MULTICOMPUTERS - FAST AND EFFICIENTSTRATEGIES FOR CUBIC AND NONCUBIC ALLOCATION, IEEE transactions on parallel and distributed systems, 6(10), 1995, pp. 1108-1123
Citation: Ns. Bowen et Dk. Pradhan, A FAULT-TOLERANT HYBRID MEMORY STRUCTURE AND MEMORY MANAGEMENT ALGORITHMS, I.E.E.E. transactions on computers, 44(3), 1995, pp. 408-418
Citation: W. Kunz et Dk. Pradhan, RECURSIVE LEARNING - A NEW IMPLICATION TECHNIQUE FOR EFFICIENT SOLUTIONS TO CAD PROBLEMS - TEST, VERIFICATION, AND OPTIMIZATION, IEEE transactions on computer-aided design of integrated circuits and systems, 13(9), 1994, pp. 1143-1158
Citation: E. Ganesan et Dk. Pradhan, THE HYPER-DEBRUIJN NETWORKS - SCALABLE VERSATILE ARCHITECTURE, IEEE transactions on parallel and distributed systems, 4(9), 1993, pp. 962-978
Citation: W. Kunz et Dk. Pradhan, ACCELERATED DYNAMIC LEARNING FOR TEST PATTERN GENERATION IN COMBINATIONAL-CIRCUITS, IEEE transactions on computer-aided design of integrated circuits and systems, 12(5), 1993, pp. 684-694
Citation: Ns. Bowen et Dk. Pradhan, THE EFFECT OF MEMORY-MANAGEMENT POLICIES ON SYSTEM RELIABILITY, IEEE transactions on reliability, 42(3), 1993, pp. 375-383
Citation: Nh. Vaidya et Dk. Pradhan, FAULT-TOLERANT DESIGN STRATEGIES FOR HIGH-RELIABILITY AND SAFETY, I.E.E.E. transactions on computers, 42(10), 1993, pp. 1195-1206