Citation: Sf. Hsiao et Wr. Shiue, A new hardware-efficient algorithm and architecture for computation of 2-DDCTs on a linear array, IEEE CIR SV, 11(11), 2001, pp. 1149-1159
Citation: Sf. Hsiao et al., Design and implementation of a novel linear-array DCT/IDCT processor with complexity of order log(2) N, IEE P-VIS I, 147(5), 2000, pp. 400-408
Citation: Sf. Hsiao et Wr. Shiue, Design of low-cost and high-throughput linear arrays for DFT computations:Algorithms, architectures, and implementations, IEEE CIR-II, 47(11), 2000, pp. 1188-1203