Citation: Jl. Li et al., A SIMPLE DESIGN METHOD FOR NEAR-PERFECT-RECONSTRUCTION NONUNIFORM FILTER BANKS, IEEE transactions on signal processing, 45(8), 1997, pp. 2105-2109
Citation: Jl. Li et S. Tantaratana, MULTIPLIER-FREE REALIZATIONS FOR FIR MULTIRATE CONVERTERS BASED ON MIXED-RADIX NUMBER REPRESENTATION, IEEE transactions on signal processing, 45(4), 1997, pp. 880-890
Citation: S. Tantaratana, MULTIPLIER-FREE IIR FILTER REALIZATIONS WITH PERIODICALLY TIME-VARYING COEFFICIENTS, Journal of circuits, systems, and computers, 7(4), 1997, pp. 231-248
Citation: M. Salih et S. Tantaratana, A CLOSED-LOOP COHERENT ACQUISITION SCHEME FOR PN SEQUENCES USING AN AUXILIARY SEQUENCE, IEEE journal on selected areas in communications, 14(8), 1996, pp. 1653-1659
Citation: Sp. Ghanekar et al., A CLASS OF HIGH-PRECISION MULTIPLIER-FREE FIR FILTER REALIZATIONS WITH PERIODICALLY TIME-VARYING COEFFICIENTS, IEEE transactions on signal processing, 43(4), 1995, pp. 822-830
Citation: Sp. Ghanekar et S. Tantaratana, SIGNED-DIGIT-BASED MULTIPLIER-FREE REALIZATIONS FOR MULTIRATE CONVERTERS, IEEE transactions on signal processing, 43(3), 1995, pp. 628-639
Citation: S. Tantaratana et al., NONCOHERENT SEQUENTIAL ACQUISITION OF PN SEQUENCES FOR DS SS COMMUNICATIONS WITH WITHOUT CHANNEL FADING/, IEEE transactions on communications, 43(2-4), 1995, pp. 1738-1745
Citation: Fm. Ozluturk et al., PERFORMANCES OF DS SSMA COMMUNICATIONS WITH MPSK SIGNALING AND COMPLEX SIGNATURE SEQUENCES/, IEEE transactions on communications, 43(2-4), 1995, pp. 1127-1133
Citation: Jl. Li et S. Tantaratana, OPTIMAL AND SUBOPTIMAL COHERENT ACQUISITION SCHEMES FOR PN SEQUENCES WITH DATA MODULATION, IEEE transactions on communications, 43(2-4), 1995, pp. 554-564
Citation: A. Nasipuri et S. Tantaratana, TRUNCATED SEQUENTIAL CFAR DETECTORS USING WEIGHTED SIGN AND WEIGHTED CONDITIONAL SIGN TESTS, Journal of the Franklin Institute, 332B(6), 1995, pp. 717-734
Citation: S. Ghanekar et al., MULTIPLIER-FREE IIR FILTER REALIZATION USING PERIODICALLY TIME-VARYING STATE-SPACE STRUCTURE .1. STRUCTURE AND DESIGN, IEEE transactions on signal processing, 42(5), 1994, pp. 1008-1017
Citation: S. Ghanekar et al., MULTIPLIER-FREE IIR FILTER REALIZATION USING PERIODICALLY TIME-VARYING STATE-SPACE STRUCTURE .2. VLSI ARCHITECTURES, IEEE transactions on signal processing, 42(5), 1994, pp. 1018-1027
Citation: S. Ghanekar et al., DESIGN AND ARCHITECTURE OF MULTIPLIER-FREE FIR FILTERS USING PERIODICALLY TIME-VARYING TERNARY COEFFICIENTS, IEEE transactions on circuits and systems. 1, Fundamental theory andapplications, 40(5), 1993, pp. 364-370