Citation: N. Sakimura et al., Multibit delta-sigma architectures with two-level feedback loop using a dual-quantization architecture, IEICE T FUN, E84A(2), 2001, pp. 497-505
Authors:
Fukaishi, M
Nakamura, K
Heiuchi, H
Hirota, Y
Nakazawa, Y
Ikeno, H
Hayama, H
Yotsuyanagi, M
Citation: M. Fukaishi et al., A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays, IEEE J SOLI, 35(11), 2000, pp. 1611-1618
Authors:
Kurisu, M
Fukaishi, M
Asazawa, H
Nishikawa, M
Nakamura, K
Yotsuyanagi, M
Citation: M. Kurisu et al., Design innovations for multi-gigahertz-rate communication circuits with deep-submicron CMOS technology, IEICE TR EL, E82C(3), 1999, pp. 428-437
Authors:
Fukaishi, M
Nakamura, K
Sato, M
Tsutsui, Y
Kishi, S
Yotsuyanagi, M
Citation: M. Fukaishi et al., A 4,25-Gb/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture, IEEE J SOLI, 33(12), 1998, pp. 2139-2147