AAAAAA

   
Results: 1-25 | 26-34
Results: 1-25/34
PARALLEL COMPENSATION OF SCALE FACTOR FOR THE CORDIC ALGORITHM
Authors: VILLALBA J LANG T ZAPATA EL
Citation: J. Villalba et al., PARALLEL COMPENSATION OF SCALE FACTOR FOR THE CORDIC ALGORITHM, Journal of VLSI signal processing, 19(3), 1998, pp. 227-241
RADIX-4 VECTORING CORDIC ALGORITHM AND ARCHITECTURES
Authors: VILLALBA J ZAPATA EL ANTELO E BRUGUERA JD
Citation: J. Villalba et al., RADIX-4 VECTORING CORDIC ALGORITHM AND ARCHITECTURES, Journal of VLSI signal processing, 19(2), 1998, pp. 127-147
COMPUTATIONAL SPACE REDUCTION AND PARALLELIZATION OF A NEW CLUSTERINGAPPROACH FOR LARGE GROUPS OF SEQUENCES
Authors: TRELLES O ANDRADE MA VALENCIA A ZAPATA EL CARAZO JM
Citation: O. Trelles et al., COMPUTATIONAL SPACE REDUCTION AND PARALLELIZATION OF A NEW CLUSTERINGAPPROACH FOR LARGE GROUPS OF SEQUENCES, BIOINFORMATICS, 14(5), 1998, pp. 439-451
A NOVEL DESIGN OF A 2 OPERAND NORMALIZATION CIRCUIT
Authors: ANTELO E BOO M BRUGUERA JD ZAPATA EL
Citation: E. Antelo et al., A NOVEL DESIGN OF A 2 OPERAND NORMALIZATION CIRCUIT, IEEE transactions on very large scale integration (VLSI) systems, 6(1), 1998, pp. 173-176
PARALLEL IMPLEMENTATION OF DNAML PROGRAM ON MESSAGE-PASSING ARCHITECTURES
Authors: CERON C DOPAZO J ZAPATA EL CARAZO JM TRELLES O
Citation: C. Ceron et al., PARALLEL IMPLEMENTATION OF DNAML PROGRAM ON MESSAGE-PASSING ARCHITECTURES, Parallel computing, 24(5-6), 1998, pp. 701-716
LANGUAGES AND COMPILERS FOR PARALLEL COMPUTERS
Authors: ZAPATA EL PADUA DA
Citation: El. Zapata et Da. Padua, LANGUAGES AND COMPILERS FOR PARALLEL COMPUTERS, Parallel computing, 24(3-4), 1998, pp. 321-323
ALGORITHM FOR COSINE TRANSFORM OF TOEPLITZ MATRICES
Authors: ARGUELLO F TRENAS MA LOPEZ J ZAPATA EL
Citation: F. Arguello et al., ALGORITHM FOR COSINE TRANSFORM OF TOEPLITZ MATRICES, Electronics Letters, 34(12), 1998, pp. 1182-1183
MAPPING OF TRELLISES ASSOCIATED WITH GENERAL ENCODERS ONTO HIGH-PERFORMANCE VLSI ARCHITECTURES
Authors: BOO M ARGUELLO F BRUGUERA JD ZAPATA EL
Citation: M. Boo et al., MAPPING OF TRELLISES ASSOCIATED WITH GENERAL ENCODERS ONTO HIGH-PERFORMANCE VLSI ARCHITECTURES, Journal of VLSI signal processing systems for signal, image, and video technology, 17(1), 1997, pp. 57-73
FINITE-ELEMENT RESOLUTION OF THE 3D STATIONARY SEMICONDUCTOR-DEVICE EQUATIONS ON MULTIPROCESSORS
Authors: PENA TF BRUGUERA JD ZAPATA EL
Citation: Tf. Pena et al., FINITE-ELEMENT RESOLUTION OF THE 3D STATIONARY SEMICONDUCTOR-DEVICE EQUATIONS ON MULTIPROCESSORS, Integrated computer-aided engineering, 4(1), 1997, pp. 66-77
VIENNA-FORTRAN HPF EXTENSIONS FOR SPARSE AND IRREGULAR PROBLEMS AND THEIR COMPILATION/
Authors: UJALDON M ZAPATA EL CHAPMAN BM ZIMA HP
Citation: M. Ujaldon et al., VIENNA-FORTRAN HPF EXTENSIONS FOR SPARSE AND IRREGULAR PROBLEMS AND THEIR COMPILATION/, IEEE transactions on parallel and distributed systems, 8(10), 1997, pp. 1068-1083
FAST HOUGH TRANSFORM ON MULTIPROCESSORS - A BRANCH-AND-BOUND APPROACH
Authors: GUIL N ZAPATA EL
Citation: N. Guil et El. Zapata, FAST HOUGH TRANSFORM ON MULTIPROCESSORS - A BRANCH-AND-BOUND APPROACH, Journal of parallel and distributed computing, 45(1), 1997, pp. 82-89
UNIFIED FRAMEWORK FOR THE PARALLELIZATION OF DIVIDE-AND-CONQUER BASEDTRIDIAGONAL SYSTEMS
Authors: LOPEZ J PLATA O ARGUELLO F ZAPATA EL
Citation: J. Lopez et al., UNIFIED FRAMEWORK FOR THE PARALLELIZATION OF DIVIDE-AND-CONQUER BASEDTRIDIAGONAL SYSTEMS, Parallel computing, 23(6), 1997, pp. 667-686
MAPPING TRIDIAGONAL SYSTEM ALGORITHMS ONTO MESH-CONNECTED COMPUTERS
Authors: AMOR M LOPEZ J ARGUELLO F ZAPATA EL
Citation: M. Amor et al., MAPPING TRIDIAGONAL SYSTEM ALGORITHMS ONTO MESH-CONNECTED COMPUTERS, International journal of high speed computing, 9(2), 1997, pp. 101-126
HIGH-PERFORMANCE VLSI ARCHITECTURE FOR THE VITERBI ALGORITHM
Authors: BOO M ARGUELLO F BRUGUERA JD DOALLO R ZAPATA EL
Citation: M. Boo et al., HIGH-PERFORMANCE VLSI ARCHITECTURE FOR THE VITERBI ALGORITHM, IEEE transactions on communications, 45(2), 1997, pp. 168-176
LOWER ORDER CIRCLE AND ELLIPSE HOUGH TRANSFORM
Authors: GUIL N ZAPATA EL
Citation: N. Guil et El. Zapata, LOWER ORDER CIRCLE AND ELLIPSE HOUGH TRANSFORM, Pattern recognition, 30(10), 1997, pp. 1729-1744
HIGH-PERFORMANCE ROTATION ARCHITECTURES BASED ON THE RADIX-4 CORDIC ALGORITHM
Authors: ANTELO E VILLALBA J BRUGUERA JD ZAPATA EL
Citation: E. Antelo et al., HIGH-PERFORMANCE ROTATION ARCHITECTURES BASED ON THE RADIX-4 CORDIC ALGORITHM, I.E.E.E. transactions on computers, 46(8), 1997, pp. 855-870
ERROR ANALYSIS AND REDUCTION FOR ANGLE CALCULATION USING THE CORDIC ALGORITHM
Authors: ANTELO E BRUGUERA JD LANG T ZAPATA EL
Citation: E. Antelo et al., ERROR ANALYSIS AND REDUCTION FOR ANGLE CALCULATION USING THE CORDIC ALGORITHM, I.E.E.E. transactions on computers, 46(11), 1997, pp. 1264-1271
CORDIC BASED PARALLEL PIPELINED ARCHITECTURE FOR THE HOUGH TRANSFORM/
Authors: BRUGUERA JD GUIL N LANG T VILLALBA J ZAPATA EL
Citation: Jd. Bruguera et al., CORDIC BASED PARALLEL PIPELINED ARCHITECTURE FOR THE HOUGH TRANSFORM/, Journal of VLSI signal processing systems for signal, image, and video technology, 12(3), 1996, pp. 207-221
PARALLELIZATION TECHNIQUES FOR SPARSE-MATRIX APPLICATIONS
Authors: UJALDON M ZAPATA EL SHARMA SD SALTZ J
Citation: M. Ujaldon et al., PARALLELIZATION TECHNIQUES FOR SPARSE-MATRIX APPLICATIONS, Journal of parallel and distributed computing, 38(2), 1996, pp. 256-266
FFTS ON MESH-CONNECTED COMPUTERS
Authors: ARGUELLO F AMOR M ZAPATA EL
Citation: F. Arguello et al., FFTS ON MESH-CONNECTED COMPUTERS, Parallel computing, 22(1), 1996, pp. 19-38
IMPLEMENTATION AND EXPERIMENTAL EVALUATION OF THE CONSTRAINED ART ALGORITHM ON A MULTICOMPUTER SYSTEM
Authors: GARCIA I ROCA J SANJURJO J CARAZO JM ZAPATA EL
Citation: I. Garcia et al., IMPLEMENTATION AND EXPERIMENTAL EVALUATION OF THE CONSTRAINED ART ALGORITHM ON A MULTICOMPUTER SYSTEM, Signal processing, 51(1), 1996, pp. 69-76
UNIFIED MIXED-RADIX-2-4 REDUNDANT CORDIC PROCESSOR
Authors: ANTELO E BRUGUERA JD ZAPATA EL
Citation: E. Antelo et al., UNIFIED MIXED-RADIX-2-4 REDUNDANT CORDIC PROCESSOR, I.E.E.E. transactions on computers, 45(9), 1996, pp. 1068-1073
A FAST HOUGH TRANSFORM FOR SEGMENT DETECTION
Authors: GUIL N VILLALBA J ZAPATA EL
Citation: N. Guil et al., A FAST HOUGH TRANSFORM FOR SEGMENT DETECTION, IEEE transactions on image processing, 4(11), 1995, pp. 1541-1548
CONSTANT GEOMETRY SPLIT-RADIX ALGORITHMS
Authors: ARGUELLO F ZAPATA EL
Citation: F. Arguello et El. Zapata, CONSTANT GEOMETRY SPLIT-RADIX ALGORITHMS, Journal of VLSI signal processing, 10(2), 1995, pp. 141-152
A PARALLEL ARCHITECTURE FOR THE SELF-SORTING FFT ALGORITHM
Authors: ARGUELLO F BRUGUERA JD ZAPATA EL
Citation: F. Arguello et al., A PARALLEL ARCHITECTURE FOR THE SELF-SORTING FFT ALGORITHM, Journal of parallel and distributed computing, 31(1), 1995, pp. 88-97
Risultati: 1-25 | 26-34