Citation: Fa. Boroumand et Jg. Swanson, A comprehensive model of backgate impedance dispersions in GaAs isolation structures, IEEE DEVICE, 48(9), 2001, pp. 1859-1869
Citation: F. Gamiz et al., Improving strained-Si on Si1-xGex deep submicron MOSFETs performance by means of a stepped doping profile, IEEE DEVICE, 48(9), 2001, pp. 1878-1884
Citation: Q. Zhang et al., Development of robust interconnect model based on design of experiments and multiobjective optimization, IEEE DEVICE, 48(9), 2001, pp. 1885-1891
Authors:
Jang, SH
Cho, KD
Tae, HS
Choi, KC
Lee, SH
Citation: Sh. Jang et al., Improvement of luminance and luminous efficiency using address voltage pulse during sustain-period of AC-PDP, IEEE DEVICE, 48(9), 2001, pp. 1903-1910
Authors:
Furumiya, M
Hatano, K
Murakami, I
Kawasaki, T
Ogawa, C
Nakashiba, Y
Citation: M. Furumiya et al., A 1/3-in 1.3 M-pixel single-layer electrode CCD with a high-frame-rate skip mode, IEEE DEVICE, 48(9), 2001, pp. 1915-1921
Authors:
Furumiya, M
Suwazono, S
Morimoto, M
Nakashiba, Y
Kawakami, Y
Nakano, T
Satoh, T
Katoh, S
Syohji, D
Utsumi, H
Taniji, Y
Mutoh, N
Orihara, K
Teranishi, N
Citation: M. Furumiya et al., A 30 frames/s 2/3-in 1.3 M-pixel progressive scan IT-CCD image sensor, IEEE DEVICE, 48(9), 2001, pp. 1922-1928
Authors:
Dieci, D
Sozzi, G
Menozzi, R
Tediosi, E
Lanzieri, C
Canali, C
Citation: D. Dieci et al., Electric-field-related reliability of AlGaAs/GaAs power HFETs: Bias dependence and correlation with breakdown, IEEE DEVICE, 48(9), 2001, pp. 1929-1937
Authors:
Liu, WC
Pan, HJ
Chen, HI
Lin, KW
Cheng, SY
Yu, KH
Citation: Wc. Liu et al., Hydrogen-sensitive characteristics of a novel Pd/InP MOS Schottky diode hydrogen sensor, IEEE DEVICE, 48(9), 2001, pp. 1938-1944
Citation: H. Takao et al., A CMOS integrated three-axis accelerometer fabricated with commercial submicrometer CMOS technology and bulk-micromachining, IEEE DEVICE, 48(9), 2001, pp. 1961-1968
Authors:
Miura, N
Abe, Y
Sugihara, K
Oishi, T
Furukawa, T
Nakahata, T
Shiozawa, K
Maruno, S
Citation: N. Miura et al., Junction capacitance reduction due to self-aligned pocket implantation in elevated source/drain NMOSFETs, IEEE DEVICE, 48(9), 2001, pp. 1969-1974
Authors:
Washio, K
Kondo, M
Ohue, E
Oda, K
Hayami, R
Tanabe, M
Shimamoto, H
Harada, T
Citation: K. Washio et al., A 0.2-mu m self-aligned selective-epitaxial-growth SiGeHBT featuring 107-GHz f(max) and 6.7-ps ECL, IEEE DEVICE, 48(9), 2001, pp. 1989-1994
Citation: Sm. Yoon et H. Ishiwara, Memory operations of 1T2C-type ferroelectric memory cell with excellent data retention characteristics, IEEE DEVICE, 48(9), 2001, pp. 2002-2008
Citation: Pk. Roy et al., Synthesis of a new manufacturable high-quality graded gate oxide for sub-0.2 mu m technologies, IEEE DEVICE, 48(9), 2001, pp. 2016-2021
Authors:
Rajendran, K
Schoenmaker, W
Decoutere, S
Loo, R
Caymax, M
Vandervorst, W
Citation: K. Rajendran et al., Measurement and simulation of boron diffusion in strained Si1-xGex epitaxial layers, IEEE DEVICE, 48(9), 2001, pp. 2022-2031