AAAAAA
Results:
1-9
|
Results: 9
Authors:
Chatzigeorgiou, A
Nikolaidis, S
Tsoukalas, I
Citation: A. Chatzigeorgiou et al., Modeling CMOS gates driving RC interconnect loads, IEEE CIR-II, 48(4), 2001, pp. 413-418
Authors:
Chatzigeorgiou, A
Nikolaidis, S
Citation: A. Chatzigeorgiou et S. Nikolaidis, Modelling the operation of pass transistor and CPL gates, INT J ELECT, 88(9), 2001, pp. 977-1000
Authors:
Nikolaidis, S
Karaolis, E
Kyriakis-Bitzaros, ED
Citation: S. Nikolaidis et al., Estimation of signal transition activity in FIR filters implemented by a MAC architecture, IEEE COMP A, 19(1), 2000, pp. 164-169
Authors:
Chatzigeorgiou, A
Nikolaidis, S
Citation: A. Chatzigeorgiou et S. Nikolaidis, Single transistor primitive for timing and power modelling of CMOS gates, INT J ELECT, 87(10), 2000, pp. 1227-1238
Authors:
Nikolaidis, S
Chatzigeorgiou, A
Citation: S. Nikolaidis et A. Chatzigeorgiou, Modeling the transistor chain operation in CMOS gates for short channel devices, IEEE CIRC-I, 46(10), 1999, pp. 1191-1202
Authors:
Chatzigeorgiou, A
Nikolaidis, S
Tsoukalas, I
Citation: A. Chatzigeorgiou et al., A modeling technique for CMOS gates, IEEE COMP A, 18(5), 1999, pp. 557-575
Authors:
Nikolaidis, S
Kyriakis-Bitzaros, ED
Citation: S. Nikolaidis et Ed. Kyriakis-bitzaros, A charge recycling technique for the design of low power CMOS clock drivers, J CIR SYS C, 9(3-4), 1999, pp. 169-180
Authors:
Nikolaidis, S
Chatzigeorgiou, A
Citation: S. Nikolaidis et A. Chatzigeorgiou, Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates, INT J CIRCU, 27(4), 1999, pp. 375-392
Authors:
Bisdounis, L
Koufopavlou, O
Nikolaidis, S
Citation: L. Bisdounis et al., Modelling output waveform and propagation delay of a CMOS inverter in the submicron range, IEE P-CIRC, 145(6), 1998, pp. 402-408
Risultati:
1-9
|