Login
|
New Account
AAAAAA
ITA
ENG
Results:
1-7
|
Results: 7
Data and memory optimization techniques for embedded systems
Authors:
Panda, PR Catthoor, F Dutt, ND Danckaert, K Brockmeyer, E Kulkarni, C Vandercappelle, A Kjeldsberg, PG
Citation:
Pr. Panda et al., Data and memory optimization techniques for embedded systems, ACM T DES A, 6(2), 2001, pp. 149-206
Data memory organization and optimizations in application-specific systems
Authors:
Panda, PR Dutt, ND Nicolau, A Catthoor, F Vandecappelle, A Brockmeyer, E Kulkarni, C De Greef, E
Citation:
Pr. Panda et al., Data memory organization and optimizations in application-specific systems, IEEE DES T, 18(3), 2001, pp. 56-68
On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems
Authors:
Panda, PR Dutt, ND Nicolau, A
Citation:
Pr. Panda et al., On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems, ACM T DES A, 5(3), 2000, pp. 682-704
Low-power memory mapping through reducing address bus activity
Authors:
Panda, PR Dutt, ND
Citation:
Pr. Panda et Nd. Dutt, Low-power memory mapping through reducing address bus activity, IEEE VLSI, 7(3), 1999, pp. 309-320
High-level synthesis with SDRAMs and RAMBUS DRAMs
Authors:
Khare, A Panda, PR Dutt, ND Nicolau, A
Citation:
A. Khare et al., High-level synthesis with SDRAMs and RAMBUS DRAMs, IEICE T FUN, E82A(11), 1999, pp. 2347-2355
Local memory exploration and optimization in embedded systems
Authors:
Panda, PR Dutt, ND Nicolau, A
Citation:
Pr. Panda et al., Local memory exploration and optimization in embedded systems, IEEE COMP A, 18(1), 1999, pp. 3-13
Augmenting loop tiling with data alignment for improved cache performance
Authors:
Panda, PR Nakamura, H Dutt, ND Nicolau, A
Citation:
Pr. Panda et al., Augmenting loop tiling with data alignment for improved cache performance, IEEE COMPUT, 48(2), 1999, pp. 142-149
Risultati:
1-7
|