AAAAAA

   
Results: 1-25 | 26-50 | 51-71
Results: 26-50/71

Authors: AGGOUN A IBRAHIM MK
Citation: A. Aggoun et Mk. Ibrahim, DIGITAL-FILTERS IMPLEMENTATION USING DPCM VIDEO SIGNAL-PROCESSING, IEE proceedings. Part G. Circuits, devices and systems, 140(6), 1993, pp. 453-461

Authors: RAUT R DAOUD NS
Citation: R. Raut et Ns. Daoud, CURRENT-MODE OSCILLATOR REALIZATION USING A VOLTAGE-TO-CURRENT TRANSDUCER IN CMOS TECHNOLOGY, IEE proceedings. Part G. Circuits, devices and systems, 140(6), 1993, pp. 462-464

Authors: JENG LG BAI DY CHEN LG
Citation: Lg. Jeng et al., GRAPHICAL BLOCK-DIAGRAM BASED PROGRAMMING ENVIRONMENT FOR A DSP SILICON COMPILER, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 313-318

Authors: FABRE A
Citation: A. Fabre, INSENSITIVE VOLTAGE-MODE AND CURRENT-MODE FILTERS FROM COMMERCIALLY AVAILABLE TRANSIMPEDANCE OPAMPS, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 319-321

Authors: DINIZ PSR COUSSEAU JE ANTONIOU A
Citation: Psr. Diniz et al., IMPROVED PARALLEL REALIZATION OF IIR ADAPTIVE FILTERS, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 322-328

Authors: HIORNS RE SANDLER MB
Citation: Re. Hiorns et Mb. Sandler, POWER DIGITAL-TO-ANALOG CONVERSION USING PULSE-WIDTH MODULATION AND DIGITAL SIGNAL-PROCESSING, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 329-338

Authors: CIVERA P MASERA G PICCININI G ZAMBONI M
Citation: P. Civera et al., ALGORITHMS FOR OPERATION SCHEDULING IN VLSI CIRCUIT-DESIGN, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 339-346

Authors: NARRAWAY JJ
Citation: Jj. Narraway, PROBABILITY, GRAPHS AND ELECTRICAL NETWORKS, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 347-354

Authors: YANG RH LIM YC
Citation: Rh. Yang et Yc. Lim, EFFICIENT COMPUTATIONAL-PROCEDURE FOR THE DESIGN OF FIR DIGITAL-FILTERS USING WLS TECHNIQUE, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 355-359

Authors: HSU WJ SHEN WZ
Citation: Wj. Hsu et Wz. Shen, EFFICIENT OUTPUT PHASE ASSIGNMENT ALGORITHM FOR PLAS, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 360-366

Authors: HE MY WEN C BOGNER RE
Citation: My. He et al., ELECTRONICALLY TUNABLE FILTERING NETWORKS - THEORY, ANALYSIS AND SIMULATION, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 367-372

Authors: USENKO AY
Citation: Ay. Usenko, EFFECT OF IRRADIATION AND ANNEALING CONDITIONS ON POWER TRANSISTOR PERFORMANCE, IEE proceedings. Part G. Circuits, devices and systems, 140(5), 1993, pp. 373-376

Authors: RAZAVI HM
Citation: Hm. Razavi, SELF-PURGING REDUNDANCY WITH AUTOMATIC THRESHOLD ADJUSTMENT, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 233-236

Authors: DIAS VF LIBERALI V
Citation: Vf. Dias et V. Liberali, CASCADE PSEUDOMULTIBIT NOISE SHAPING MODULATORS, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 237-246

Authors: HIASAT A
Citation: A. Hiasat, NEW DESIGNS FOR A SIGN DETECTOR AND A RESIDUE TO BINARY CONVERTER, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 247-252

Authors: BAKER KR CURRIE AJ NICHOLS KG
Citation: Kr. Baker et al., MULTIPLE-OBJECTIVE OPTIMIZATION IN A BEHAVIORAL SYNTHESIS SYSTEM, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 253-260

Authors: CORDERO N MCCARTHY K LYDEN C KELLY WM
Citation: N. Cordero et al., ELECTRON-DRIFT VELOCITY MODEL FOR SIMULATION OF INGAAS JFETS, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 261-263

Authors: KOWALCZUK Z
Citation: Z. Kowalczuk, DISCRETE APPROXIMATION OF CONTINUOUS-TIME SYSTEMS - A SURVEY, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 264-278

Authors: KIELY PA TAYLOR GW DOCTER DP EVALDSSON PA VANG TA TELL B BROWNGOEBELER KF
Citation: Pa. Kiely et al., COMPLEMENTARY TRANSISTOR TECHNOLOGY FOR USE IN OPTOELECTRONIC INTEGRATED-CIRCUITS, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 279-284

Authors: DJURICH BM
Citation: Bm. Djurich, CHEBYSHEV PHASE OF IIR NETWORKS FOR PULSE EXPANDING, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 285-288

Authors: LIOU JJ KAGER A
Citation: Jj. Liou et A. Kager, THEORETICAL PREDICTION OF THE PERFORMANCE OF SI AND SIC BIPOLAR-TRANSISTORS OPERATING AT HIGH-TEMPERATURES, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 289-293

Authors: SAGAR VK MASSARA RE
Citation: Vk. Sagar et Re. Massara, GENERAL-PURPOSE PARALLEL HARDWARE APPROACH TO THE ROUTING PROBLEM OF VLSI LAYOUT, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 294-304

Authors: RODRIGUEZTELLEZ J STOTHARD B
Citation: J. Rodrigueztellez et B. Stothard, AMBIENT-TEMPERATURE EFFECTS ON DC BEHAVIOR OF GAAS-MESFET DEVICES, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 305-311

Authors: ALSAGGAF UM BETTAYEB M
Citation: Um. Alsaggaf et M. Bettayeb, MINIMUM SENSITIVITY IIR FILTER DESIGN USING PRINCIPAL COMPONENT APPROACH, IEE proceedings. Part G. Circuits, devices and systems, 140(4), 1993, pp. 312-312

Authors: LIU WC SUN CY GUO DF LIU RC
Citation: Wc. Liu et al., PERPENDICULAR TRANSPORT-PROPERTIES OF A P-GAAS DELTA-DOPED SUPERLATTICE/N+-GAAS STRUCTURE/, IEE proceedings. Part G. Circuits, devices and systems, 140(2), 1993, pp. 81-84
Risultati: 1-25 | 26-50 | 51-71