Citation: K. Takagi et al., COMPREHENSIVE NEUROPSYCHOLOGICAL ANALYSIS OF EPILEPTIC CHILDREN WITH WISC-R, INCLUDING PROFILE ANALYSIS OF SUBTESTS, Epilepsia, 36, 1995, pp. 127-127
Authors:
HOSHINO K
MOROOKA K
ARIMOTO K
TAKAGI K
KANZAKI M
Citation: K. Hoshino et al., PROGNOSTIC-SIGNIFICANCE OF PROLONGED NEUROLOGICAL SYMPTOMS SUBSEQUENTTO FEBRILE SEIZURES, Epilepsia, 36, 1995, pp. 223-223
Authors:
OOISHI T
ASAKURA M
TOMISHIMA S
HIDAKA H
ARIMOTO K
FUJISHIMA K
Citation: T. Ooishi et al., A WELL-SYNCHRONIZED SENSING EQUALIZING METHOD FOR SUB-1.0-V OPERATINGADVANCED DRAMS, IEICE transactions on electronics, E77C(5), 1994, pp. 762-770
Authors:
OOISHI T
ASAKURA M
TOMISHIMA S
HIDAKA H
ARIMOTO K
FUJISHIMA K
Citation: T. Ooishi et al., A WELL-SYNCHRONIZED SENSING EQUALIZING METHOD FOR SUB-1.0-V OPERATINGADVANCED DRAMS, IEEE journal of solid-state circuits, 29(4), 1994, pp. 432-440
Authors:
ASAKURA M
OOISHI T
TSUKUDE M
TOMISHIMA S
EIMORI T
HIDAKA H
OHNO Y
ARIMOTO K
FUJISHIMA K
NISHIMURA T
YOSHIHARA T
Citation: M. Asakura et al., AN EXPERIMENTAL 256-MB DRAM WITH BOOSTED SENSE-GROUND SCHEME, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1303-1309
Authors:
ASAKURA M
OOISHI T
TSUKUDE M
TOMISHIMA S
EIMORI T
HIDAKA H
OHNO Y
ARIMOTO K
FUJISHIMA K
NISHIMURA T
YOSHIHARA T
Citation: M. Asakura et al., AN EXPERIMENTAL 256-MB DRAM WITH BOOSTED SENSE-GROUND SCHEME, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1303-1309
Authors:
SUMA K
TSURUDA T
HIDAKA H
EIMORI T
OASHI T
YAMAGUCHI Y
IWAMATSU T
HIROSE M
MORISHITA F
ARIMOTO K
FUJISHIMA K
INOUE Y
NISHIMURA T
YOSHIHARA T
Citation: K. Suma et al., AN SOI-DRAM WITH WIDE OPERATING VOLTAGE RANGE BY CMOS SIMOX TECHNOLOGY/, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1323-1329
Authors:
SUMA K
TSURUDA T
HIDAKA H
EIMORI T
OASHI T
YAMAGUCHI Y
IWAMATSU T
HIROSE M
MORISHITA F
ARIMOTO K
FUJISHIMA K
INOUE Y
NISHIMURA T
YOSHIHARA T
Citation: K. Suma et al., AN SOI-DRAM WITH WIDE OPERATING VOLTAGE RANGE BY CMOS SIMOX TECHNOLOGY/, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1323-1329
Authors:
TSUKUDE M
ARIMOTO K
ASAKURA M
HIDAKA H
FUJISHIMA K
Citation: M. Tsukude et al., A SMART DESIGN METHODOLOGY WITH DISTRIBUTED EXTRA GATE-ARRAYS FOR ADVANCED ULSI MEMORIES, IEICE transactions on electronics, E76C(11), 1993, pp. 1589-1594
Authors:
OOISHI T
TSUKUDE M
ARIMOTO K
MATSUDA Y
FUJISHIMA K
Citation: T. Ooishi et al., A LINE-MODE TEST WITH DATA REGISTER FOR ULSI MEMORY ARCHITECTURE, IEICE transactions on electronics, E76C(11), 1993, pp. 1595-1603
Authors:
TSUKUDE M
ARIMOTO K
HIDAKA H
KONISHI Y
HAYASHIKOSHI M
SUMA K
FUJISHIMA K
Citation: M. Tsukude et al., HIGHLY RELIABLE TESTING OF ULSI MEMORIES WITH ON-CHIP VOLTAGE-DOWN CONVERTERS, IEEE design & test of computers, 10(2), 1993, pp. 6-12
Citation: H. Miyamoto et K. Arimoto, A NOTE OF THE SOLUBILITY OF CRYSTALLINE NEODYMIUM IODATE DIHYDRATE AND AMORPHOUS NEODYMIUM IODATE ANHYDRIDE IN WATER, Nippon kagaku kaishi, (5), 1993, pp. 623-627