AAAAAA

   
Results: 1-13 |
Results: 13
PERFORMANCE ANALYSIS OF FDDI LANS USING NUMERICAL-METHODS
Authors: ALBERT B JAYASUMANA AP
Citation: B. Albert et Ap. Jayasumana, PERFORMANCE ANALYSIS OF FDDI LANS USING NUMERICAL-METHODS, IEE proceedings. Computers and digital techniques, 144(3), 1997, pp. 149-154
OPERATIONAL AND TEST-PERFORMANCE IN THE PRESENCE OF BUILT-IN CURRENT SENSORS
Authors: MENON SM MALAIYA YK JAYASUMANA AP TONG CQ
Citation: Sm. Menon et al., OPERATIONAL AND TEST-PERFORMANCE IN THE PRESENCE OF BUILT-IN CURRENT SENSORS, VLSI design, 5(3), 1997, pp. 285-298
ECL STORAGE ELEMENTS - MODELING OF FAULTY BEHAVIOR
Authors: MENON SM MALAIYA YK JAYASUMANA AP
Citation: Sm. Menon et al., ECL STORAGE ELEMENTS - MODELING OF FAULTY BEHAVIOR, IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 44(11), 1997, pp. 970-974
ROBUST WAVELENGTH-DIVISION MULTIPLEXED LOCAL-AREA NETWORKS
Authors: ELBAWAB TS VAISHNAV CH JAYASUMANA AP TEMKIN H SAUER JR WILLEBRAND HA
Citation: Ts. Elbawab et al., ROBUST WAVELENGTH-DIVISION MULTIPLEXED LOCAL-AREA NETWORKS, Fiber and integrated optics, 16(3), 1997, pp. 237-260
PERFORMANCE AND BANDWIDTH BALANCING OF THE REGISTER INSERTION BUS (RIB) FIBEROPTIC NETWORK
Authors: OTT JM JAYASUMANA AP
Citation: Jm. Ott et Ap. Jayasumana, PERFORMANCE AND BANDWIDTH BALANCING OF THE REGISTER INSERTION BUS (RIB) FIBEROPTIC NETWORK, Computer communications, 20(15), 1997, pp. 1342-1353
BICMOS DOMINO - A NOVEL HIGH-SPEED DYNAMIC BICMOS LOGIC
Authors: MENON SM JAYASUMANA AP MALAIYA YK
Citation: Sm. Menon et al., BICMOS DOMINO - A NOVEL HIGH-SPEED DYNAMIC BICMOS LOGIC, International journal of electronics, 83(2), 1997, pp. 177-189
FAULT MODELING OF ECL FOR HIGH FAULT COVERAGE OF PHYSICAL DEFECTS
Authors: MENON SM MALAIYA YK JAYASUMANA AP
Citation: Sm. Menon et al., FAULT MODELING OF ECL FOR HIGH FAULT COVERAGE OF PHYSICAL DEFECTS, VLSI design, 4(3), 1996, pp. 231-242
MANIFESTATIONS OF FAULTS IN SINGLE-BJT AND DOUBLE-BJT BICMOS LOGIC GATES
Authors: MENON SM JAYASUMANA AP MALAIYA YK
Citation: Sm. Menon et al., MANIFESTATIONS OF FAULTS IN SINGLE-BJT AND DOUBLE-BJT BICMOS LOGIC GATES, IEE proceedings. Computers and digital techniques, 142(2), 1995, pp. 135-144
TESTABLE DESIGN OF BICMOS CIRCUITS FOR STUCK-OPEN FAULT-DETECTION USING SINGLE PATTERNS
Authors: MENON SM MALAIYA YK JAYASUMANA AP RAJSUMAN R
Citation: Sm. Menon et al., TESTABLE DESIGN OF BICMOS CIRCUITS FOR STUCK-OPEN FAULT-DETECTION USING SINGLE PATTERNS, IEEE journal of solid-state circuits, 30(8), 1995, pp. 855-863
FIBER DISTRIBUTED DATA INTERFACE - THROUGHPUT EVALUATION WITH MULTIPLE CLASSES OF TRAFFIC
Authors: WERAHERA PN JAYASUMANA AP
Citation: Pn. Werahera et Ap. Jayasumana, FIBER DISTRIBUTED DATA INTERFACE - THROUGHPUT EVALUATION WITH MULTIPLE CLASSES OF TRAFFIC, IEEE transactions on communications, 42(2-4), 1994, pp. 499-510
DATA-FEEDTHROUGH FAULTS IN CIRCUITS USING UNCLOCKED STORAGE ELEMENTS
Authors: ALASSADI WK LU D JAYASUMANA AP MALAIYA YK TONG CQ
Citation: Wk. Alassadi et al., DATA-FEEDTHROUGH FAULTS IN CIRCUITS USING UNCLOCKED STORAGE ELEMENTS, Electronics Letters, 30(10), 1994, pp. 764-765
3-LAYER ROUTER FOR CHANNELS WITH CONSTRAINED TERMINALS
Authors: DETRY RJ JAYASUMANA AP
Citation: Rj. Detry et Ap. Jayasumana, 3-LAYER ROUTER FOR CHANNELS WITH CONSTRAINED TERMINALS, IEE proceedings. Part E. Computers and digital techniques, 140(6), 1993, pp. 333-340
MODELING AND ANALYSIS OF BRIDGING FAULTS IN EMITTER-COUPLED LOGIC (ECL) CIRCUITS
Authors: MENON SM JAYASUMANA AP MALAIYA YK CLINKINBEARD DR
Citation: Sm. Menon et al., MODELING AND ANALYSIS OF BRIDGING FAULTS IN EMITTER-COUPLED LOGIC (ECL) CIRCUITS, IEE proceedings. Part E. Computers and digital techniques, 140(4), 1993, pp. 220-226
Risultati: 1-13 |