AAAAAA

   
Results: 1-10 |
Results: 10
Why is combinational ATPG efficiently solvable for practical VLSI circuits?
Authors: Prasad, MR Chong, P Keutzer, K
Citation: Mr. Prasad et al., Why is combinational ATPG efficiently solvable for practical VLSI circuits?, J ELEC TEST, 17(6), 2001, pp. 509-527
Bright future for programmable processors
Authors: Keutzer, K
Citation: K. Keutzer, Bright future for programmable processors, IEEE DES T, 18(6), 2001, pp. 7-8
Coverage metrics for functional validation of hardware designs
Authors: Tasiran, S Keutzer, K
Citation: S. Tasiran et K. Keutzer, Coverage metrics for functional validation of hardware designs, IEEE DES T, 18(4), 2001, pp. 36-45
Functional vector generation for HDL models using linear programming and Boolean satisfiability
Authors: Fallah, F Devadas, S Keutzer, K
Citation: F. Fallah et al., Functional vector generation for HDL models using linear programming and Boolean satisfiability, IEEE COMP A, 20(8), 2001, pp. 994-1002
OCCOM - Efficient computation of observability-based code coverage metricsfor functional verification
Authors: Fallah, F Devadas, S Keutzer, K
Citation: F. Fallah et al., OCCOM - Efficient computation of observability-based code coverage metricsfor functional verification, IEEE COMP A, 20(8), 2001, pp. 1003-1015
Impact of small process geometries on microarchitectures in systems on a chip
Authors: Sylvester, D Keutzer, K
Citation: D. Sylvester et K. Keutzer, Impact of small process geometries on microarchitectures in systems on a chip, P IEEE, 89(4), 2001, pp. 467-489
Limitations and challenges of computer-aided design technology for CMOS VLSI
Authors: Bryant, RE Cheng, KT Kahng, AB Keutzer, K Maly, W Newton, R Pileggi, L Rabaey, JM Sangiovanni-Vincentelli, A
Citation: Re. Bryant et al., Limitations and challenges of computer-aided design technology for CMOS VLSI, P IEEE, 89(3), 2001, pp. 341-365
A global wiring paradigm for deep submicron design
Authors: Sylvester, D Keutzer, K
Citation: D. Sylvester et K. Keutzer, A global wiring paradigm for deep submicron design, IEEE COMP A, 19(2), 2000, pp. 242-252
System-level design: Orthogonalization of concerns and platform-based design
Authors: Keutzer, K Malik, S Newton, AR Rabaey, JM Sangiovanni-Vincentelli, A
Citation: K. Keutzer et al., System-level design: Orthogonalization of concerns and platform-based design, IEEE COMP A, 19(12), 2000, pp. 1523-1543
Rethinking deep-submicron circuit design
Authors: Sylvester, D Keutzer, K
Citation: D. Sylvester et K. Keutzer, Rethinking deep-submicron circuit design, COMPUTER, 32(11), 1999, pp. 25
Risultati: 1-10 |