Authors:
YOSHIDA Y
SONG BY
OKUHATA H
ONOYE T
SHIRAKAWA I
Citation: Y. Yoshida et al., A LOW-POWER-CONSUMPTION ARCHITECTURE FOR EMBEDDED PROCESSORS, Electronics and communications in Japan. Part 3, Fundamental electronic science, 81(10), 1998, pp. 83-90
Citation: G. Fujita et al., A VLSI ARCHITECTURE FOR MOTION ESTIMATION CORE DEDICATED TO H.263 VIDEO CODING, IEICE transactions on electronics, E81C(5), 1998, pp. 702-707
Authors:
MASAKI T
NAKATANI Y
ONOYE T
YAMAI N
MURAKAMI K
Citation: T. Masaki et al., VOICE COMMUNICATION ON MULTIMEDIA ATM NETWORK USING SHARED VCI CELL, IEICE transactions on communications, E81B(2), 1998, pp. 340-346
Citation: H. Okuhata et al., A LOW-POWER DSP CORE ARCHITECTURE FOR LOW BITRATE SPEECH CODEC, IEICE transactions on fundamentals of electronics, communications and computer science, E81A(8), 1998, pp. 1616-1621
Authors:
MIYANOHANA K
FUJITA G
YANAGIDA K
ONOYE T
SHIRAKAWA I
Citation: K. Miyanohana et al., SINGLE-CHIP IMPLEMENTATION OF ENCODER-DECODER FOR LOW BIT-RATE VISUALCOMMUNICATION, Journal of circuits, systems, and computers, 7(5), 1997, pp. 441-457
Citation: T. Masaki et al., VOICE AND TELEPHONY OVER ATM FOR MULTIMEDIA NETWORK USING SHARED VCI-CELL, Journal of circuits, systems, and computers, 7(2), 1997, pp. 93-110
Authors:
ONOYE T
FUJITA G
TAKATSU M
SHIRAKAWA I
YAMAI N
Citation: T. Onoye et al., SINGLE-CHIP IMPLEMENTATION OF MOTION ESTIMATOR DEDICATED TO MPEG2 MP AT HL, IEICE transactions on fundamentals of electronics, communications and computer science, E79A(8), 1996, pp. 1210-1216
Authors:
ONOYE T
MASAKI T
MORIMOTO Y
SATO Y
SHIRAKAWA I
MATSUMURA K
Citation: T. Onoye et al., SINGLE-CHIP IMPLEMENTATION OF MPEG2 DECODER FOR HDTV LEVEL PICTURES, IEICE transactions on fundamentals of electronics, communications and computer science, E79A(3), 1996, pp. 330-338
Citation: C. Yoshida et al., MACROSTRUCTURE CONTROL AND MAGNETIC PROPE RTY OF RARE-EARTH MAGNET PR-FE-B ALLOY INGOT, Tetsu to hagane, 82(11), 1996, pp. 953-958
Citation: T. Masaki et al., VLSI IMPLEMENTATION OF INVERSE DISCRETE COSINE TRANSFORMER AND MOTIONCOMPENSATOR FOR MPEG2 HDTV VIDEO DECODING, IEEE transactions on circuits and systems for video technology, 5(5), 1995, pp. 387-395
Authors:
ONOYE T
MASAKI T
SHIRAKAWA I
HIRATA H
KIURA K
ASAHARA S
SAGISHIMA T
Citation: T. Onoye et al., HIGH-LEVEL SYNTHESIS OF A MULTITHREADED PROCESSOR FOR IMAGE GENERATION, IEICE transactions on fundamentals of electronics, communications and computer science, E78A(3), 1995, pp. 322-330