Authors:
FURUTANI K
OOISHI T
ASAKURA M
HIDAKA H
OZAKI H
YAMADA M
Citation: K. Furutani et al., A BOARD-LEVEL PARALLEL TEST CIRCUIT AND A SHORT-CIRCUIT FAILURE REPAIR CIRCUIT FOR HIGH-DENSITY, LOW-POWER DRAMS, IEICE transactions on electronics, E80C(4), 1997, pp. 582-589
Authors:
OOISHI T
KOMIYA Y
HAMADE K
ASAKURA M
YASUDA K
FURUTANI K
KATO T
HIDAKA H
OZAKI H
Citation: T. Ooishi et al., A MIXED-MODE VOLTAGE DOWN-CONVERTER WITH IMPEDANCE ADJUSTMENT CIRCUITRY FOR LOW-VOLTAGE HIGH-FREQUENCY MEMORIES, IEICE transactions on electronics, E79C(7), 1996, pp. 986-996
Authors:
OOISHI T
KOMIYA Y
HAMADE K
ASAKURA M
YASUDA K
FURUTANI K
KATO T
HIDAKA H
OZAKI H
Citation: T. Ooishi et al., A MIXED-MODE VOLTAGE DOWN-CONVERTER WITH IMPEDANCE ADJUSTMENT CIRCUITRY FOR LOW-VOLTAGE HIGH-FREQUENCY MEMORIES, IEEE journal of solid-state circuits, 31(4), 1996, pp. 575-585
Authors:
OOISHI T
KOMIYA Y
HAMADE K
ASAKURA M
YASUDA K
FURUTANI K
HIDAKA H
MIYAMOTO H
OZAKI H
Citation: T. Ooishi et al., AN AUTOMATIC TEMPERATURE COMPENSATION OF INTERNAL SENSE GROUND FOR SUBQUARTER MICRON DRAMS, IEICE transactions on electronics, E78C(6), 1995, pp. 719-727
Authors:
OOISHI T
KOMIYA Y
HAMADE K
ASAKURA M
YASUDA K
FURUTANI K
HIDAKA H
MIYAMOTO H
OZAKI H
Citation: T. Ooishi et al., AN AUTOMATIC TEMPERATURE COMPENSATION OF INTERNAL SENSE GROUND FOR SUBQUARTER MICRON DRAMS, IEEE journal of solid-state circuits, 30(4), 1995, pp. 471-479
Authors:
OOISHI T
ASAKURA M
TOMISHIMA S
HIDAKA H
ARIMOTO K
FUJISHIMA K
Citation: T. Ooishi et al., A WELL-SYNCHRONIZED SENSING EQUALIZING METHOD FOR SUB-1.0-V OPERATINGADVANCED DRAMS, IEICE transactions on electronics, E77C(5), 1994, pp. 762-770
Authors:
OOISHI T
ASAKURA M
TOMISHIMA S
HIDAKA H
ARIMOTO K
FUJISHIMA K
Citation: T. Ooishi et al., A WELL-SYNCHRONIZED SENSING EQUALIZING METHOD FOR SUB-1.0-V OPERATINGADVANCED DRAMS, IEEE journal of solid-state circuits, 29(4), 1994, pp. 432-440
Authors:
ASAKURA M
OOISHI T
TSUKUDE M
TOMISHIMA S
EIMORI T
HIDAKA H
OHNO Y
ARIMOTO K
FUJISHIMA K
NISHIMURA T
YOSHIHARA T
Citation: M. Asakura et al., AN EXPERIMENTAL 256-MB DRAM WITH BOOSTED SENSE-GROUND SCHEME, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1303-1309
Authors:
ASAKURA M
OOISHI T
TSUKUDE M
TOMISHIMA S
EIMORI T
HIDAKA H
OHNO Y
ARIMOTO K
FUJISHIMA K
NISHIMURA T
YOSHIHARA T
Citation: M. Asakura et al., AN EXPERIMENTAL 256-MB DRAM WITH BOOSTED SENSE-GROUND SCHEME, IEEE journal of solid-state circuits, 29(11), 1994, pp. 1303-1309
Authors:
OOISHI T
TSUKUDE M
ARIMOTO K
MATSUDA Y
FUJISHIMA K
Citation: T. Ooishi et al., A LINE-MODE TEST WITH DATA REGISTER FOR ULSI MEMORY ARCHITECTURE, IEICE transactions on electronics, E76C(11), 1993, pp. 1595-1603
Authors:
FUKUOKA H
KIRIYAMA M
HIGURASHI M
HONDA T
SATOH K
OOISHI T
KUSHIDA K
INOUE T
Citation: H. Fukuoka et al., CYTOKINE PRODUCTION BY PERIPHERAL-BLOOD MONONUCLEAR-CELLS AND METABOLIC TURNOVER OF BONE DURING PREGNANCY, Proceedings of the Japan Academy. Series B Physical and biological sciences, 69(8), 1993, pp. 212-217