Authors:
EGGERMONT JP
FLANDRE D
RASKIN JP
COLINGE JP
Citation: Jp. Eggermont et al., POTENTIAL AND MODELING OF 1-MU-M SOI CMOS OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS FOR APPLICATIONS UP TO 1 GHZ, IEEE journal of solid-state circuits, 33(4), 1998, pp. 640-643
Authors:
GENTINNE B
EGGERMONT JP
FLANDRE D
COLINGE JP
Citation: B. Gentinne et al., FULLY DEPLETED SOI-CMOS TECHNOLOGY FOR HIGH-TEMPERATURE IC APPLICATIONS, Materials science & engineering. B, Solid-state materials for advanced technology, 46(1-3), 1997, pp. 1-7
Authors:
FLANDRE D
VIVIANI A
EGGERMONT JP
GENTINNE B
JESPERS PGA
Citation: D. Flandre et al., IMPROVED SYNTHESIS OF GAIN-BOOSTED REGULATED-CASCODE CMOS STAGES USING SYMBOLIC ANALYSIS AND GM ID METHODOLOGY/, IEEE journal of solid-state circuits, 32(7), 1997, pp. 1006-1012
Authors:
EGGERMONT JP
DECEUSTER D
FLANDRE D
GENTINNE B
JESPERS PGA
COLINGE JP
Citation: Jp. Eggermont et al., DESIGN OF SOI CMOS OPERATIONAL-AMPLIFIERS FOR APPLICATIONS UP TO 300-DEGREES-C, IEEE journal of solid-state circuits, 31(2), 1996, pp. 179-186
Citation: B. Gentinne et al., PERFORMANCES OF SOI CMOS OTA COMBINING ZTC AND GAIN-BOOSTING TECHNIQUES, Electronics Letters, 31(24), 1995, pp. 2092-2093
Authors:
FLANDRE D
EGGERMONT JP
DECEUSTER D
JESPERS P
Citation: D. Flandre et al., COMPARISON OF SOI VERSUS BULK PERFORMANCE OF CMOS MICROPOWER SINGLE-STAGE OTAS, Electronics Letters, 30(23), 1994, pp. 1933-1934