Citation: S. Bose et al., A RATED-CLOCK TEST METHOD FOR PATH DELAY FAULTS, IEEE transactions on very large scale integration (VLSI) systems, 6(2), 1998, pp. 323-331
Authors:
PAPPU L
BUSHNELL ML
AGRAWAL VD
MANDYAMKOMAR S
Citation: L. Pappu et al., STATISTICAL DELAY-FAULT COVERAGE ESTIMATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 12(3), 1998, pp. 239-254
Citation: Ma. Gharaybeh et al., A PARALLEL-VECTOR CONCURRENT-FAULT SIMULATOR AND GENERATION OF SINGLE-INPUT-CHANGE TESTS FOR PATH-DELAY FAULTS, IEEE transactions on computer-aided design of integrated circuits and systems, 17(9), 1998, pp. 873-876
Citation: Ma. Gharaybeh et al., THE PATH-STATUS GRAPH WITH APPLICATION TO DELAY-FAULT SIMULATION, IEEE transactions on computer-aided design of integrated circuits and systems, 17(4), 1998, pp. 324-332
Citation: Rm. Chou et al., SCHEDULING TESTS FOR VLSI SYSTEMS UNDER POWER CONSTRAINTS, IEEE transactions on very large scale integration (VLSI) systems, 5(2), 1997, pp. 175-185
Citation: Ma. Gharaybeh et al., CLASSIFICATION AND TEST-GENERATION FOR PATH-DELAY FAULTS USING SINGLESTRUCK-AT FAULT-TESTS, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 11(1), 1997, pp. 55-67
Citation: Vd. Agrawal, SPECIAL ISSUE ON MULTICHIP-MODULE TESTING AND DESIGN FOR TESTABILITY, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 10(1-2), 1997, pp. 5-5
Citation: K. Heragu et al., IMPROVING A NONENUMERATIVE METHOD TO ESTIMATE PATH DELAY-FAULT COVERAGE, IEEE transactions on computer-aided design of integrated circuits and systems, 16(7), 1997, pp. 759-762
Citation: Tj. Chakraborty et al., ON VARIABLE CLOCK METHODS FOR PATH DELAY TESTING OF SEQUENTIAL-CIRCUITS, IEEE transactions on computer-aided design of integrated circuits and systems, 16(11), 1997, pp. 1237-1249
Citation: St. Chakradhar et al., REDUNDANCY REMOVAL AND TEST-GENERATION FOR CIRCUITS WITH NON-BOOLEAN PRIMITIVES, IEEE transactions on computer-aided design of integrated circuits and systems, 16(11), 1997, pp. 1370-1377
Citation: Mk. Srinivas et al., FUNCTIONAL TEST-GENERATION FOR SYNCHRONOUS SEQUENTIAL-CIRCUITS, IEEE transactions on computer-aided design of integrated circuits and systems, 15(7), 1996, pp. 831-843