Citation: Dy. Kim et al., BIPOLAR-FIELD-EFFECT-TRANSISTOR HYBRID-MODE OPERATION OF LATERAL SILICON-ON-INSULATOR BIPOLAR MODE FIELD-EFFECT TRANSISTOR WITH IMPROVED CURRENT GAIN, JPN J A P 1, 37(4A), 1998, pp. 1787-1792
Citation: J. Jo et al., OBSERVATION OF RESONANCES BY INDIVIDUAL ENERGY-LEVELS IN INGAAS ALAS TRIPLE-BARRIER RESONANT-TUNNELING DIODES/, JPN J A P 1, 37(3B), 1998, pp. 1654-1656
Citation: Ds. Byeon et al., CB-BRT - A NEW BASE RESISTANCE-CONTROLLED THYRISTOR EMPLOYING A SELF-ALIGNED CORRUGATED P-BASE, IEEE electron device letters, 19(12), 1998, pp. 493-495
Citation: K. Yang et al., OPTIMUM DESIGN OF THE FIELD PLATE IN THE CYLINDRICAL P(- ANALYTICAL APPROACH()N JUNCTION ), Solid-state electronics, 42(9), 1998, pp. 1651-1655
Authors:
LEE BH
BYEON DS
KIM DY
LEE WO
HAN MK
CHOI YI
Citation: Bh. Lee et al., DUAL-GATE SHORTED ANODE SOI LATERAL INSULATED GATE BIPOLAR-TRANSISTORSUPPRESSING THE SNAP-BACK, JPN J A P 1, 36(3B), 1997, pp. 1663-1666
Citation: Cm. Yun et al., COMPARISON OF LATERAL IGBT AND LATERAL EMITTER SWITCHED THYRISTOR WITH A PARTIAL BURIED OXIDE LAYER, Physica scripta. T, T69, 1997, pp. 341-344
Citation: Ds. Byeon et al., THE BREAKDOWN VOLTAGE OF NEGATIVE CURVATURED P(+)N DIODES USING A SOILAYER, Solid-state electronics, 41(5), 1997, pp. 787-788
Citation: Sk. Chung et al., AN ANALYTICAL MODEL FOR MINIMUM DRIFT REGION LENGTH OF SOI RESURF DIODES, IEEE electron device letters, 17(1), 1996, pp. 22-24
Citation: Cm. Yun et al., NUMERICAL-ANALYSIS OF A NEW VERTICAL IGBT STRUCTURE WITH REDUCED JFETEFFECT, Solid-state electronics, 39(8), 1996, pp. 1179-1183
Citation: Sy. Han et al., AN ANALYTICAL MODEL OF THE BREAKDOWN VOLTAGE AND MINIMUM EPI LAYER LENGTH FOR RESURF PN DIODES, Solid-state electronics, 39(8), 1996, pp. 1247-1248
Citation: Ys. Chung et al., CLOSED-FORM ANALYTICAL EXPRESSIONS FOR THE BREAKDOWN VOLTAGE OF GAAS PARALLEL-PLANE P(+)N JUNCTION IN (100), (110) AND (111) ORIENTATIONS, Solid-state electronics, 39(11), 1996, pp. 1678-1680
Citation: Ds. Byeon et al., ANALYTICAL SOLUTION OF THE BREAKDOWN VOLTAGE FOR 6H-SILICON CARBIDE P(+)N JUNCTION, Journal of applied physics, 79(5), 1996, pp. 2796-2797
Citation: Bh. Lee et al., A TRENCH-GATE SILICON-ON-INSULATOR LATERAL INSULATED GATE BIPOLAR-TRANSISTOR WITH THE P(+) CATHODE WELL, JPN J A P 1, 34(2B), 1995, pp. 854-859
Citation: Hs. Kim et al., LOW-LOSS SCHOTTKY RECTIFIER UTILIZING TRENCH SIDEWALL AS JUNCTION-BARRIER-CONTROLLED SCHOTTKY CONTACT, JPN J A P 1, 34(2B), 1995, pp. 913-916
Citation: Hs. Kim et al., BREAKDOWN VOLTAGE ENHANCEMENT OF THE P-N-JUNCTION BY SELF-ALIGNED DOUBLE DIFFUSION PROCESS THROUGH A TAPERED SIO2 IMPLANT MASK, IEEE electron device letters, 16(9), 1995, pp. 405-407
Citation: Sk. Chung et al., AN ANALYTICAL METHOD FOR 2-DIMENSIONAL FIELD DISTRIBUTION OF A MOS STRUCTURE WITH A FINITE-FIELD PLATE, I.E.E.E. transactions on electron devices, 42(1), 1995, pp. 192-194
Citation: Bh. Lee et al., LATCH-UP SUPPRESSED INSULATED GATE BIPOLAR-TRANSISTOR BY THE DEEP P(-IMPLANTATION UNDER THE N(+) SOURCE() ION), JPN J A P 1, 33(1B), 1994, pp. 563-566
Citation: Ij. Kkim et al., ANALYTICAL EXPRESSIONS FOR THE 3-DIMENSIONAL EFFECT ON THE BREAKDOWN VOLTAGES OF PLANAR JUNCTIONS IN NONPUNCHTHROUGH AND PUNCHTHROUGH CASES, I.E.E.E. transactions on electron devices, 41(9), 1994, pp. 1661-1665
Citation: Sk. Hwang et al., A POWER MOSFET DESIGN METHODOLOGY CONSIDERING EPI PARAMETER VARIATIONS, IEEE transactions on semiconductor manufacturing, 6(4), 1993, pp. 377-380