Citation: J. Crols et Msj. Steyaert, LOW-IF TOPOLOGIES FOR HIGH-PERFORMANCE ANALOG FRONT-ENDS OF FULLY INTEGRATED RECEIVERS, IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 45(3), 1998, pp. 269-282
Authors:
MARQUES AM
PELUSO V
STEYAERT MSJ
SANSEN W
Citation: Am. Marques et al., A 15-B RESOLUTION 2-MHZ NYQUIST RATE DELTA-SIGMA ADC IN A 1-MU-M CMOSTECHNOLOGY, IEEE journal of solid-state circuits, 33(7), 1998, pp. 1065-1075
Authors:
BASTOS J
STEYAERT MSJ
PERGOOT A
SANSEN WM
Citation: J. Bastos et al., INFLUENCE OF DIE ATTACHMENT ON MOS-TRANSISTOR MATCHING, IEEE transactions on semiconductor manufacturing, 10(2), 1997, pp. 209-218
Citation: Ejea. Peeters et al., HIGH-FREQUENCY MEASUREMENT PROCEDURE FOR FULLY DIFFERENTIAL BUILDING-BLOCKS, IEEE transactions on instrumentation and measurement, 46(4), 1997, pp. 1039-1043
Citation: V. Peluso et al., A 1.5-V-100-MU-W DELTA-SIGMA MODULATOR WITH 12-B DYNAMIC-RANGE USING THE SWITCHED-OPAMP TECHNIQUE, IEEE journal of solid-state circuits, 32(7), 1997, pp. 943-952
Citation: W. Dehaene et al., A 50-MHZ STANDARD CMOS PULSE EQUALIZER FOR HARD-DISK READ CHANNELS, IEEE journal of solid-state circuits, 32(7), 1997, pp. 977-988
Citation: M. Ingels et Msj. Steyaert, DESIGN STRATEGIES AND DECOUPLING TECHNIQUES FOR REDUCING THE EFFECTS OF ELECTRICAL INTERFERENCE IN MIXED-MODE ICS, IEEE journal of solid-state circuits, 32(7), 1997, pp. 1136-1141
Citation: J. Craninckx et Msj. Steyaert, A 1.8-GHZ LOW-PHASE-NOISE CMOS VCO USING OPTIMIZED HOLLOW SPIRAL INDUCTORS, IEEE journal of solid-state circuits, 32(5), 1997, pp. 736-744
Citation: J. Craninckx et Msj. Steyaert, A 1.75-GHZ 3-V DUAL-MODULUS DIVIDE-BY-128/129 PRESCALER IN 0.7-MU-M CMOS/, IEEE journal of solid-state circuits, 31(7), 1996, pp. 890-897
Authors:
STEYAERT MSJ
DEHAENE W
CRANINCKX J
WALSH M
REAL P
Citation: Msj. Steyaert et al., A CMOS RECTIFIER-INTEGRATOR FOR AMPLITUDE DETECTION IN HARD-DISK SERVO LOOPS, IEEE journal of solid-state circuits, 30(7), 1995, pp. 743-751
Citation: P. Kinget et Msj. Steyaert, A PROGRAMMABLE ANALOG CELLULAR NEURAL-NETWORK CMOS CHIP FOR HIGH-SPEED IMAGE-PROCESSING, IEEE journal of solid-state circuits, 30(3), 1995, pp. 235-243
Citation: J. Craninckx et Msj. Steyaert, A 1.8-GHZ CMOS LOW-PHASE-NOISE VOLTAGE-CONTROLLED OSCILLATOR WITH PRESCALER, IEEE journal of solid-state circuits, 30(12), 1995, pp. 1474-1482
Citation: J. Crols et Msj. Steyaert, A SINGLE-CHIP 900 MHZ CMOS RECEIVER FRONT-END WITH A HIGH-PERFORMANCELOW-IF TOPOLOGY, IEEE journal of solid-state circuits, 30(12), 1995, pp. 1483-1492