Citation: Cc. Wang et al., Three alternative architectures of digital ratioed compressor design with application to inner-product processing, IEE P-COM D, 147(2), 2000, pp. 65-74
Citation: Cc. Wang et al., Cell-based implementation of radix-4/2 64b dividend 32b divisor signed integer divider using the COMPASS cell library, IEE P-COM D, 147(2), 2000, pp. 109-115
Citation: J. Yoon et H. Kim, Time-redundant recovery policy of TMR failures using rollback and roll-forward methods, IEE P-COM D, 147(2), 2000, pp. 124-132
Citation: Jm. Solana et Ma. Manzano, PASE-scan design: A new full-scan structure to reduce test application time, IEE P-COM D, 146(6), 1999, pp. 283-293
Citation: Y. Wan et al., Efficient conversion algorithms for long-word-length binary logarithmic numbers and logic implementation, IEE P-COM D, 146(6), 1999, pp. 295-301
Citation: G. Lee et al., ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions, IEE P-COM D, 146(6), 1999, pp. 302-308
Citation: Ts. Chang et Cw. Jen, Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs, IEE P-COM D, 146(6), 1999, pp. 309-315